diff options
| author | Kartik K. Agaram <vc@akkartik.com> | 2018-01-25 22:39:31 -0800 |
|---|---|---|
| committer | Kartik K. Agaram <vc@akkartik.com> | 2018-01-25 22:39:31 -0800 |
| commit | 805d58c6aeeeba3e4989c0eed6781b3861e8fae0 (patch) | |
| tree | ea5225bdd7c5fbeea912671cdc5f1c4b2b2828d7 /html/subx/012indirect_addressing.cc.html | |
| parent | aefa8fec6a473be459a2ff33e6bd96e7c22ced20 (diff) | |
| download | mu-805d58c6aeeeba3e4989c0eed6781b3861e8fae0.tar.gz | |
4199
Diffstat (limited to 'html/subx/012indirect_addressing.cc.html')
| -rw-r--r-- | html/subx/012indirect_addressing.cc.html | 853 |
1 files changed, 486 insertions, 367 deletions
diff --git a/html/subx/012indirect_addressing.cc.html b/html/subx/012indirect_addressing.cc.html index e202704a..407c1880 100644 --- a/html/subx/012indirect_addressing.cc.html +++ b/html/subx/012indirect_addressing.cc.html @@ -15,20 +15,19 @@ body { font-size: 12pt; font-family: monospace; color: #aaaaaa; background-color a { color:#eeeeee; text-decoration: none; } a:hover { text-decoration: underline; } * { font-size: 12pt; font-size: 1em; } -.Conceal { color: #4e4e4e; } +.Error { color: #ffffff; background-color: #ff6060; padding-bottom: 1px; } .traceContains { color: #008000; } -.PreProc { color: #800080; } .LineNr { color: #444444; } -.SalientComment { color: #00ffff; } -.Identifier { color: #c0a020; } .traceAbsent { color: #c00000; } .Constant { color: #00a0a0; } +.SalientComment { color: #00ffff; } +.Delimiter { color: #800080; } +.Special { color: #c00000; } +.Identifier { color: #c0a020; } .Normal { color: #aaaaaa; background-color: #080808; padding-bottom: 1px; } .Comment { color: #9090ff; } .Comment a { color:#0000ee; text-decoration:underline; } -.Delimiter { color: #800080; } -.Special { color: #c00000; } -.Error { color: #ffffff; background-color: #ff6060; padding-bottom: 1px; } +.PreProc { color: #800080; } --> </style> @@ -70,42 +69,42 @@ if ('onhashchange' in window) { <span id="L5" class="LineNr"> 5 </span><span class="Special">% Reg[0].i = 0x60;</span> <span id="L6" class="LineNr"> 6 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 1);</span> <span id="L7" class="LineNr"> 7 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> -<span id="L8" class="LineNr"> 8 </span> <span class="PreProc">0</span><span class="Constant">1</span> <span class="Constant">18</span> <span class="Comment"># add EBX (reg 3) to *EAX (reg 0)</span> -<span id="L9" class="LineNr"> 9 </span><span class="traceContains">+run: add <a href='010core.cc.html#L17'>reg</a> 3 to effective address</span> -<span id="L10" class="LineNr"> 10 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L11" class="LineNr"> 11 </span><span class="traceContains">+run: storing 0x00000011</span> -<span id="L12" class="LineNr"> 12 </span> -<span id="L13" class="LineNr"> 13 </span><span class="Delimiter">:(before "End Mod Special-cases")</span> -<span id="L14" class="LineNr"> 14 </span><span class="Normal">case</span> <span class="Constant">0</span>: -<span id="L15" class="LineNr"> 15 </span> <span class="Comment">// mod 0 is usually indirect addressing</span> +<span id="L8" class="LineNr"> 8 </span> <span class="PreProc">0</span><span class="Constant">1</span> <span class="Constant">18</span> <span class="Comment"># add EBX to *EAX</span> +<span id="L9" class="LineNr"> 9 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)</span> +<span id="L10" class="LineNr"> 10 </span><span class="traceContains">+run: add <a href='010core.cc.html#L10'>EBX</a> to r/m32</span> +<span id="L11" class="LineNr"> 11 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L12" class="LineNr"> 12 </span><span class="traceContains">+run: storing 0x00000011</span> +<span id="L13" class="LineNr"> 13 </span> +<span id="L14" class="LineNr"> 14 </span><span class="Delimiter">:(before "End Mod Special-cases(addr)")</span> +<span id="L15" class="LineNr"> 15 </span><span class="Normal">case</span> <span class="Constant">0</span>: <span class="Comment">// indirect addressing</span> <span id="L16" class="LineNr"> 16 </span> <span class="Normal">switch</span> <span class="Delimiter">(</span>rm<span class="Delimiter">)</span> <span class="Delimiter">{</span> -<span id="L17" class="LineNr"> 17 </span> <span class="Normal">default</span>: -<span id="L18" class="LineNr"> 18 </span> <span class="Conceal">¦</span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"effective address is mem at address 0x"</span> << std::hex << Reg[rm]<span class="Delimiter">.</span>u << <span class="Constant">" (reg "</span> << <a href='010core.cc.html#L232'>NUM</a><span class="Delimiter">(</span>rm<span class="Delimiter">)</span> << <span class="Constant">")"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> -<span id="L19" class="LineNr"> 19 </span> <span class="Conceal">¦</span> assert<span class="Delimiter">(</span>Reg[rm]<span class="Delimiter">.</span>u + <span class="Normal">sizeof</span><span class="Delimiter">(</span><span class="Normal">int32_t</span><span class="Delimiter">)</span> <= <a href='010core.cc.html#L67'>Mem</a><span class="Delimiter">.</span>size<span class="Delimiter">());</span> -<span id="L20" class="LineNr"> 20 </span> <span class="Conceal">¦</span> result = <span class="Normal">reinterpret_cast</span><<span class="Normal">int32_t</span>*><span class="Delimiter">(</span>&Mem<span class="Delimiter">.</span>at<span class="Delimiter">(</span>Reg[rm]<span class="Delimiter">.</span>u<span class="Delimiter">));</span> <span class="Comment">// rely on the host itself being in little-endian order</span> -<span id="L21" class="LineNr"> 21 </span> <span class="Conceal">¦</span> <span class="Identifier">break</span><span class="Delimiter">;</span> -<span id="L22" class="LineNr"> 22 </span> <span class="Comment">// End Mod 0 Special-cases</span> -<span id="L23" class="LineNr"> 23 </span> <span class="Delimiter">}</span> -<span id="L24" class="LineNr"> 24 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> -<span id="L25" class="LineNr"> 25 </span> -<span id="L26" class="LineNr"> 26 </span><span class="Comment">//:</span> -<span id="L27" class="LineNr"> 27 </span> -<span id="L28" class="LineNr"> 28 </span><span class="Delimiter">:(scenario add_mem_at_r32_to_r32)</span> -<span id="L29" class="LineNr"> 29 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L30" class="LineNr"> 30 </span><span class="Special">% Reg[3].i = 0x10;</span> -<span id="L31" class="LineNr"> 31 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 1);</span> -<span id="L32" class="LineNr"> 32 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> -<span id="L33" class="LineNr"> 33 </span> <span class="PreProc">0</span><span class="Constant">3</span> <span class="Constant">18</span> <span class="Comment"># add *EAX (reg 0) to EBX (reg 3)</span> -<span id="L34" class="LineNr"> 34 </span><span class="traceContains">+run: add effective address to <a href='010core.cc.html#L17'>reg</a> 3</span> -<span id="L35" class="LineNr"> 35 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> +<span id="L17" class="LineNr"> 17 </span> <span class="Normal">default</span>: <span class="Comment">// address in register</span> +<span id="L18" class="LineNr"> 18 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"effective address is 0x"</span> << std::hex << Reg[rm]<span class="Delimiter">.</span>u << <span class="Constant">" ("</span> << <a href='010core.cc.html#L227'>rname</a><span class="Delimiter">(</span>rm<span class="Delimiter">)</span> << <span class="Constant">")"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L19" class="LineNr"> 19 </span> addr = Reg[rm]<span class="Delimiter">.</span>u<span class="Delimiter">;</span> +<span id="L20" class="LineNr"> 20 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> +<span id="L21" class="LineNr"> 21 </span> <span class="Comment">// End Mod 0 Special-cases(addr)</span> +<span id="L22" class="LineNr"> 22 </span> <span class="Delimiter">}</span> +<span id="L23" class="LineNr"> 23 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> +<span id="L24" class="LineNr"> 24 </span> +<span id="L25" class="LineNr"> 25 </span><span class="Comment">//:</span> +<span id="L26" class="LineNr"> 26 </span> +<span id="L27" class="LineNr"> 27 </span><span class="Delimiter">:(scenario add_mem_at_r32_to_r32)</span> +<span id="L28" class="LineNr"> 28 </span><span class="Special">% Reg[0].i = 0x60;</span> +<span id="L29" class="LineNr"> 29 </span><span class="Special">% Reg[3].i = 0x10;</span> +<span id="L30" class="LineNr"> 30 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 1);</span> +<span id="L31" class="LineNr"> 31 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L32" class="LineNr"> 32 </span> <span class="PreProc">0</span><span class="Constant">3</span> <span class="Constant">18</span> <span class="Comment"># add *EAX to EBX</span> +<span id="L33" class="LineNr"> 33 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)</span> +<span id="L34" class="LineNr"> 34 </span><span class="traceContains">+run: add r/m32 to <a href='010core.cc.html#L10'>EBX</a></span> +<span id="L35" class="LineNr"> 35 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> <span id="L36" class="LineNr"> 36 </span><span class="traceContains">+run: storing 0x00000011</span> <span id="L37" class="LineNr"> 37 </span> <span id="L38" class="LineNr"> 38 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span> <span id="L39" class="LineNr"> 39 </span><span class="Normal">case</span> <span class="Constant">0x03</span>: <span class="Delimiter">{</span> <span class="Comment">// add r/m32 to r32</span> <span id="L40" class="LineNr"> 40 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L214'>next</a><span class="Delimiter">();</span> <span id="L41" class="LineNr"> 41 </span> <span class="Normal">uint8_t</span> arg1 = <span class="Delimiter">(</span>modrm>><span class="Constant">3</span><span class="Delimiter">)</span>&<span class="Constant">0x7</span><span class="Delimiter">;</span> -<span id="L42" class="LineNr"> 42 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"add effective address to <a href='010core.cc.html#L17'>reg</a> "</span> << <a href='010core.cc.html#L232'>NUM</a><span class="Delimiter">(</span>arg1<span class="Delimiter">)</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> -<span id="L43" class="LineNr"> 43 </span> <span class="Normal">const</span> <span class="Normal">int32_t</span>* arg2 = <a href='011direct_addressing.cc.html#L26'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> +<span id="L42" class="LineNr"> 42 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"add r/m32 to "</span> << <a href='010core.cc.html#L227'>rname</a><span class="Delimiter">(</span>arg1<span class="Delimiter">)</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L43" class="LineNr"> 43 </span> <span class="Normal">const</span> <span class="Normal">int32_t</span>* arg2 = <a href='011direct_addressing.cc.html#L27'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> <span id="L44" class="LineNr"> 44 </span> <a href='010core.cc.html#L43'>BINARY_ARITHMETIC_OP</a><span class="Delimiter">(</span>+<span class="Delimiter">,</span> Reg[arg1]<span class="Delimiter">.</span>i<span class="Delimiter">,</span> *arg2<span class="Delimiter">);</span> <span id="L45" class="LineNr"> 45 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> <span id="L46" class="LineNr"> 46 </span><span class="Delimiter">}</span> @@ -116,342 +115,462 @@ if ('onhashchange' in window) { <span id="L51" class="LineNr"> 51 </span><span class="Special">% Reg[0].i = 0x60;</span> <span id="L52" class="LineNr"> 52 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 10);</span> <span id="L53" class="LineNr"> 53 </span><span class="Special">% Reg[3].i = 1;</span> -<span id="L54" class="LineNr"> 54 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L55" class="LineNr"> 55 </span> <span class="Constant">29</span> <span class="Constant">18</span> <span class="Comment"># subtract EBX (reg 3) from *EAX (reg 0)</span> -<span id="L56" class="LineNr"> 56 </span><span class="traceContains">+run: subtract <a href='010core.cc.html#L17'>reg</a> 3 from effective address</span> -<span id="L57" class="LineNr"> 57 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L58" class="LineNr"> 58 </span><span class="traceContains">+run: storing 0x00000009</span> -<span id="L59" class="LineNr"> 59 </span> -<span id="L60" class="LineNr"> 60 </span><span class="Comment">//:</span> -<span id="L61" class="LineNr"> 61 </span> -<span id="L62" class="LineNr"> 62 </span><span class="Delimiter">:(scenario subtract_mem_at_r32_from_r32)</span> -<span id="L63" class="LineNr"> 63 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L64" class="LineNr"> 64 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 1);</span> -<span id="L65" class="LineNr"> 65 </span><span class="Special">% Reg[3].i = 10;</span> -<span id="L66" class="LineNr"> 66 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L67" class="LineNr"> 67 </span> 2b <span class="Constant">18</span> <span class="Comment"># subtract *EAX (reg 0) from EBX (reg 3)</span> -<span id="L68" class="LineNr"> 68 </span><span class="traceContains">+run: subtract effective address from <a href='010core.cc.html#L17'>reg</a> 3</span> -<span id="L69" class="LineNr"> 69 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L70" class="LineNr"> 70 </span><span class="traceContains">+run: storing 0x00000009</span> -<span id="L71" class="LineNr"> 71 </span> -<span id="L72" class="LineNr"> 72 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span> -<span id="L73" class="LineNr"> 73 </span><span class="Normal">case</span> <span class="Constant">0x2b</span>: <span class="Delimiter">{</span> <span class="Comment">// subtract r/m32 from r32</span> -<span id="L74" class="LineNr"> 74 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L214'>next</a><span class="Delimiter">();</span> -<span id="L75" class="LineNr"> 75 </span> <span class="Normal">uint8_t</span> arg1 = <span class="Delimiter">(</span>modrm>><span class="Constant">3</span><span class="Delimiter">)</span>&<span class="Constant">0x7</span><span class="Delimiter">;</span> -<span id="L76" class="LineNr"> 76 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"subtract effective address from <a href='010core.cc.html#L17'>reg</a> "</span> << <a href='010core.cc.html#L232'>NUM</a><span class="Delimiter">(</span>arg1<span class="Delimiter">)</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> -<span id="L77" class="LineNr"> 77 </span> <span class="Normal">const</span> <span class="Normal">int32_t</span>* arg2 = <a href='011direct_addressing.cc.html#L26'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> -<span id="L78" class="LineNr"> 78 </span> <a href='010core.cc.html#L43'>BINARY_ARITHMETIC_OP</a><span class="Delimiter">(</span>-<span class="Delimiter">,</span> Reg[arg1]<span class="Delimiter">.</span>i<span class="Delimiter">,</span> *arg2<span class="Delimiter">);</span> -<span id="L79" class="LineNr"> 79 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> -<span id="L80" class="LineNr"> 80 </span><span class="Delimiter">}</span> -<span id="L81" class="LineNr"> 81 </span> -<span id="L82" class="LineNr"> 82 </span><span class="SalientComment">//:: and</span> +<span id="L54" class="LineNr"> 54 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L55" class="LineNr"> 55 </span> <span class="Constant">29</span> <span class="Constant">18</span> <span class="Comment"># subtract EBX from *EAX</span> +<span id="L56" class="LineNr"> 56 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)</span> +<span id="L57" class="LineNr"> 57 </span><span class="traceContains">+run: subtract <a href='010core.cc.html#L10'>EBX</a> from r/m32</span> +<span id="L58" class="LineNr"> 58 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L59" class="LineNr"> 59 </span><span class="traceContains">+run: storing 0x00000009</span> +<span id="L60" class="LineNr"> 60 </span> +<span id="L61" class="LineNr"> 61 </span><span class="Comment">//:</span> +<span id="L62" class="LineNr"> 62 </span> +<span id="L63" class="LineNr"> 63 </span><span class="Delimiter">:(scenario subtract_mem_at_r32_from_r32)</span> +<span id="L64" class="LineNr"> 64 </span><span class="Special">% Reg[0].i = 0x60;</span> +<span id="L65" class="LineNr"> 65 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 1);</span> +<span id="L66" class="LineNr"> 66 </span><span class="Special">% Reg[3].i = 10;</span> +<span id="L67" class="LineNr"> 67 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L68" class="LineNr"> 68 </span> 2b <span class="Constant">18</span> <span class="Comment"># subtract *EAX from EBX</span> +<span id="L69" class="LineNr"> 69 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)</span> +<span id="L70" class="LineNr"> 70 </span><span class="traceContains">+run: subtract r/m32 from <a href='010core.cc.html#L10'>EBX</a></span> +<span id="L71" class="LineNr"> 71 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L72" class="LineNr"> 72 </span><span class="traceContains">+run: storing 0x00000009</span> +<span id="L73" class="LineNr"> 73 </span> +<span id="L74" class="LineNr"> 74 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span> +<span id="L75" class="LineNr"> 75 </span><span class="Normal">case</span> <span class="Constant">0x2b</span>: <span class="Delimiter">{</span> <span class="Comment">// subtract r/m32 from r32</span> +<span id="L76" class="LineNr"> 76 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L214'>next</a><span class="Delimiter">();</span> +<span id="L77" class="LineNr"> 77 </span> <span class="Normal">uint8_t</span> arg1 = <span class="Delimiter">(</span>modrm>><span class="Constant">3</span><span class="Delimiter">)</span>&<span class="Constant">0x7</span><span class="Delimiter">;</span> +<span id="L78" class="LineNr"> 78 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"subtract r/m32 from "</span> << <a href='010core.cc.html#L227'>rname</a><span class="Delimiter">(</span>arg1<span class="Delimiter">)</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L79" class="LineNr"> 79 </span> <span class="Normal">const</span> <span class="Normal">int32_t</span>* arg2 = <a href='011direct_addressing.cc.html#L27'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> +<span id="L80" class="LineNr"> 80 </span> <a href='010core.cc.html#L43'>BINARY_ARITHMETIC_OP</a><span class="Delimiter">(</span>-<span class="Delimiter">,</span> Reg[arg1]<span class="Delimiter">.</span>i<span class="Delimiter">,</span> *arg2<span class="Delimiter">);</span> +<span id="L81" class="LineNr"> 81 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> +<span id="L82" class="LineNr"> 82 </span><span class="Delimiter">}</span> <span id="L83" class="LineNr"> 83 </span> -<span id="L84" class="LineNr"> 84 </span><span class="Delimiter">:(scenario and_r32_with_mem_at_r32)</span> -<span id="L85" class="LineNr"> 85 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L86" class="LineNr"> 86 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);</span> -<span id="L87" class="LineNr"> 87 </span><span class="Special">% Reg[3].i = 0xff;</span> -<span id="L88" class="LineNr"> 88 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L89" class="LineNr"> 89 </span> <span class="Constant">21</span> <span class="Constant">18</span> <span class="Comment"># and EBX (reg 3) with *EAX (reg 0)</span> -<span id="L90" class="LineNr"> 90 </span><span class="traceContains">+run: and <a href='010core.cc.html#L17'>reg</a> 3 with effective address</span> -<span id="L91" class="LineNr"> 91 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L92" class="LineNr"> 92 </span><span class="traceContains">+run: storing 0x0000000d</span> -<span id="L93" class="LineNr"> 93 </span> -<span id="L94" class="LineNr"> 94 </span><span class="Comment">//:</span> -<span id="L95" class="LineNr"> 95 </span> -<span id="L96" class="LineNr"> 96 </span><span class="Delimiter">:(scenario and_mem_at_r32_with_r32)</span> -<span id="L97" class="LineNr"> 97 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L98" class="LineNr"> 98 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x000000ff);</span> -<span id="L99" class="LineNr"> 99 </span><span class="Special">% Reg[3].i = 0x0a0b0c0d;</span> -<span id="L100" class="LineNr">100 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L101" class="LineNr">101 </span> <span class="Constant">23</span> <span class="Constant">18</span> <span class="Comment"># and *EAX (reg 0) with EBX (reg 3)</span> -<span id="L102" class="LineNr">102 </span><span class="traceContains">+run: and effective address with <a href='010core.cc.html#L17'>reg</a> 3</span> -<span id="L103" class="LineNr">103 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L104" class="LineNr">104 </span><span class="traceContains">+run: storing 0x0000000d</span> -<span id="L105" class="LineNr">105 </span> -<span id="L106" class="LineNr">106 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span> -<span id="L107" class="LineNr">107 </span><span class="Normal">case</span> <span class="Constant">0x23</span>: <span class="Delimiter">{</span> <span class="Comment">// and r/m32 with r32</span> -<span id="L108" class="LineNr">108 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L214'>next</a><span class="Delimiter">();</span> -<span id="L109" class="LineNr">109 </span> <span class="Normal">uint8_t</span> arg1 = <span class="Delimiter">(</span>modrm>><span class="Constant">3</span><span class="Delimiter">)</span>&<span class="Constant">0x7</span><span class="Delimiter">;</span> -<span id="L110" class="LineNr">110 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"and effective address with <a href='010core.cc.html#L17'>reg</a> "</span> << <a href='010core.cc.html#L232'>NUM</a><span class="Delimiter">(</span>arg1<span class="Delimiter">)</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> -<span id="L111" class="LineNr">111 </span> <span class="Normal">const</span> <span class="Normal">int32_t</span>* arg2 = <a href='011direct_addressing.cc.html#L26'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> -<span id="L112" class="LineNr">112 </span> <a href='010core.cc.html#L55'>BINARY_BITWISE_OP</a><span class="Delimiter">(</span>&<span class="Delimiter">,</span> Reg[arg1]<span class="Delimiter">.</span>u<span class="Delimiter">,</span> *arg2<span class="Delimiter">);</span> -<span id="L113" class="LineNr">113 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> -<span id="L114" class="LineNr">114 </span><span class="Delimiter">}</span> -<span id="L115" class="LineNr">115 </span> -<span id="L116" class="LineNr">116 </span><span class="SalientComment">//:: or</span> -<span id="L117" class="LineNr">117 </span> -<span id="L118" class="LineNr">118 </span><span class="Delimiter">:(scenario or_r32_with_mem_at_r32)</span> -<span id="L119" class="LineNr">119 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L120" class="LineNr">120 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);</span> -<span id="L121" class="LineNr">121 </span><span class="Special">% Reg[3].i = 0xa0b0c0d0;</span> -<span id="L122" class="LineNr">122 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L123" class="LineNr">123 </span> <span class="Error">09</span> <span class="Constant">18</span> <span class="Comment"># or EBX (reg 3) with *EAX (reg 0)</span> -<span id="L124" class="LineNr">124 </span><span class="traceContains">+run: or <a href='010core.cc.html#L17'>reg</a> 3 with effective address</span> -<span id="L125" class="LineNr">125 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L126" class="LineNr">126 </span><span class="traceContains">+run: storing 0xaabbccdd</span> -<span id="L127" class="LineNr">127 </span> -<span id="L128" class="LineNr">128 </span><span class="Comment">//:</span> -<span id="L129" class="LineNr">129 </span> -<span id="L130" class="LineNr">130 </span><span class="Delimiter">:(scenario or_mem_at_r32_with_r32)</span> -<span id="L131" class="LineNr">131 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L132" class="LineNr">132 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);</span> -<span id="L133" class="LineNr">133 </span><span class="Special">% Reg[3].i = 0xa0b0c0d0;</span> -<span id="L134" class="LineNr">134 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L135" class="LineNr">135 </span> 0b <span class="Constant">18</span> <span class="Comment"># or *EAX (reg 0) with EBX (reg 3)</span> -<span id="L136" class="LineNr">136 </span><span class="traceContains">+run: or effective address with <a href='010core.cc.html#L17'>reg</a> 3</span> -<span id="L137" class="LineNr">137 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L138" class="LineNr">138 </span><span class="traceContains">+run: storing 0xaabbccdd</span> -<span id="L139" class="LineNr">139 </span> -<span id="L140" class="LineNr">140 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span> -<span id="L141" class="LineNr">141 </span><span class="Normal">case</span> <span class="Constant">0x0b</span>: <span class="Delimiter">{</span> <span class="Comment">// or r/m32 with r32</span> -<span id="L142" class="LineNr">142 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L214'>next</a><span class="Delimiter">();</span> -<span id="L143" class="LineNr">143 </span> <span class="Normal">uint8_t</span> arg1 = <span class="Delimiter">(</span>modrm>><span class="Constant">3</span><span class="Delimiter">)</span>&<span class="Constant">0x7</span><span class="Delimiter">;</span> -<span id="L144" class="LineNr">144 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"or effective address with <a href='010core.cc.html#L17'>reg</a> "</span> << <a href='010core.cc.html#L232'>NUM</a><span class="Delimiter">(</span>arg1<span class="Delimiter">)</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> -<span id="L145" class="LineNr">145 </span> <span class="Normal">const</span> <span class="Normal">int32_t</span>* arg2 = <a href='011direct_addressing.cc.html#L26'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> -<span id="L146" class="LineNr">146 </span> <a href='010core.cc.html#L55'>BINARY_BITWISE_OP</a><span class="Delimiter">(</span>|<span class="Delimiter">,</span> Reg[arg1]<span class="Delimiter">.</span>u<span class="Delimiter">,</span> *arg2<span class="Delimiter">);</span> -<span id="L147" class="LineNr">147 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> -<span id="L148" class="LineNr">148 </span><span class="Delimiter">}</span> -<span id="L149" class="LineNr">149 </span> -<span id="L150" class="LineNr">150 </span><span class="SalientComment">//:: xor</span> -<span id="L151" class="LineNr">151 </span> -<span id="L152" class="LineNr">152 </span><span class="Delimiter">:(scenario xor_r32_with_mem_at_r32)</span> -<span id="L153" class="LineNr">153 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L154" class="LineNr">154 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0xaabb0c0d);</span> -<span id="L155" class="LineNr">155 </span><span class="Special">% Reg[3].i = 0xa0b0c0d0;</span> -<span id="L156" class="LineNr">156 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L157" class="LineNr">157 </span> <span class="Constant">31</span> <span class="Constant">18</span> <span class="Comment"># xor EBX (reg 3) with *EAX (reg 0)</span> -<span id="L158" class="LineNr">158 </span><span class="traceContains">+run: xor <a href='010core.cc.html#L17'>reg</a> 3 with effective address</span> -<span id="L159" class="LineNr">159 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L160" class="LineNr">160 </span><span class="traceContains">+run: storing 0x0a0bccdd</span> -<span id="L161" class="LineNr">161 </span> -<span id="L162" class="LineNr">162 </span><span class="Comment">//:</span> -<span id="L163" class="LineNr">163 </span> -<span id="L164" class="LineNr">164 </span><span class="Delimiter">:(scenario xor_mem_at_r32_with_r32)</span> -<span id="L165" class="LineNr">165 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L166" class="LineNr">166 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);</span> -<span id="L167" class="LineNr">167 </span><span class="Special">% Reg[3].i = 0xa0b0c0d0;</span> -<span id="L168" class="LineNr">168 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L169" class="LineNr">169 </span> <span class="Constant">33</span> <span class="Constant">18</span> <span class="Comment"># xor *EAX (reg 0) with EBX (reg 3)</span> -<span id="L170" class="LineNr">170 </span><span class="traceContains">+run: xor effective address with <a href='010core.cc.html#L17'>reg</a> 3</span> -<span id="L171" class="LineNr">171 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L172" class="LineNr">172 </span><span class="traceContains">+run: storing 0xaabbccdd</span> -<span id="L173" class="LineNr">173 </span> -<span id="L174" class="LineNr">174 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span> -<span id="L175" class="LineNr">175 </span><span class="Normal">case</span> <span class="Constant">0x33</span>: <span class="Delimiter">{</span> <span class="Comment">// xor r/m32 with r32</span> -<span id="L176" class="LineNr">176 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L214'>next</a><span class="Delimiter">();</span> -<span id="L177" class="LineNr">177 </span> <span class="Normal">uint8_t</span> arg1 = <span class="Delimiter">(</span>modrm>><span class="Constant">3</span><span class="Delimiter">)</span>&<span class="Constant">0x7</span><span class="Delimiter">;</span> -<span id="L178" class="LineNr">178 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"xor effective address with <a href='010core.cc.html#L17'>reg</a> "</span> << <a href='010core.cc.html#L232'>NUM</a><span class="Delimiter">(</span>arg1<span class="Delimiter">)</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> -<span id="L179" class="LineNr">179 </span> <span class="Normal">const</span> <span class="Normal">int32_t</span>* arg2 = <a href='011direct_addressing.cc.html#L26'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> -<span id="L180" class="LineNr">180 </span> <a href='010core.cc.html#L55'>BINARY_BITWISE_OP</a><span class="Delimiter">(</span>|<span class="Delimiter">,</span> Reg[arg1]<span class="Delimiter">.</span>u<span class="Delimiter">,</span> *arg2<span class="Delimiter">);</span> -<span id="L181" class="LineNr">181 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> -<span id="L182" class="LineNr">182 </span><span class="Delimiter">}</span> -<span id="L183" class="LineNr">183 </span> -<span id="L184" class="LineNr">184 </span><span class="SalientComment">//:: not</span> -<span id="L185" class="LineNr">185 </span> -<span id="L186" class="LineNr">186 </span><span class="Delimiter">:(scenario not_r32_with_mem_at_r32)</span> -<span id="L187" class="LineNr">187 </span><span class="Special">% Reg[3].i = 0x60;</span> -<span id="L188" class="LineNr">188 </span><span class="Comment"># word at 0x60 is 0x0f0f00ff</span> -<span id="L189" class="LineNr">189 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0f0f00ff);</span> -<span id="L190" class="LineNr">190 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L191" class="LineNr">191 </span> f7 <span class="PreProc">0</span><span class="Constant">3</span> <span class="Comment"># negate *EBX (reg 3)</span> -<span id="L192" class="LineNr">192 </span><span class="traceContains">+run: 'not' of effective address</span> -<span id="L193" class="LineNr">193 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 3)</span> -<span id="L194" class="LineNr">194 </span><span class="traceContains">+run: storing 0xf0f0ff00</span> -<span id="L195" class="LineNr">195 </span> -<span id="L196" class="LineNr">196 </span><span class="SalientComment">//:: compare (cmp)</span> -<span id="L197" class="LineNr">197 </span> -<span id="L198" class="LineNr">198 </span><span class="Delimiter">:(scenario compare_mem_at_r32_with_r32_greater)</span> -<span id="L199" class="LineNr">199 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L200" class="LineNr">200 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);</span> -<span id="L201" class="LineNr">201 </span><span class="Special">% Reg[3].i = 0x0a0b0c07;</span> -<span id="L202" class="LineNr">202 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L203" class="LineNr">203 </span> <span class="Constant">39</span> <span class="Constant">18</span> <span class="Comment"># compare EBX (reg 3) with *EAX (reg 0)</span> -<span id="L204" class="LineNr">204 </span><span class="traceContains">+run: compare <a href='010core.cc.html#L17'>reg</a> 3 with effective address</span> -<span id="L205" class="LineNr">205 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L206" class="LineNr">206 </span><span class="traceContains">+run: SF=0; ZF=0; OF=0</span> -<span id="L207" class="LineNr">207 </span> -<span id="L208" class="LineNr">208 </span><span class="Delimiter">:(scenario compare_mem_at_r32_with_r32_lesser)</span> -<span id="L209" class="LineNr">209 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L210" class="LineNr">210 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c07);</span> -<span id="L211" class="LineNr">211 </span><span class="Special">% Reg[3].i = 0x0a0b0c0d;</span> -<span id="L212" class="LineNr">212 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L213" class="LineNr">213 </span> <span class="Constant">39</span> <span class="Constant">18</span> <span class="Comment"># compare EBX (reg 3) with *EAX (reg 0)</span> -<span id="L214" class="LineNr">214 </span><span class="traceContains">+run: compare <a href='010core.cc.html#L17'>reg</a> 3 with effective address</span> -<span id="L215" class="LineNr">215 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L216" class="LineNr">216 </span><span class="traceContains">+run: SF=1; ZF=0; OF=0</span> +<span id="L84" class="LineNr"> 84 </span><span class="SalientComment">//:: and</span> +<span id="L85" class="LineNr"> 85 </span> +<span id="L86" class="LineNr"> 86 </span><span class="Delimiter">:(scenario and_r32_with_mem_at_r32)</span> +<span id="L87" class="LineNr"> 87 </span><span class="Special">% Reg[0].i = 0x60;</span> +<span id="L88" class="LineNr"> 88 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);</span> +<span id="L89" class="LineNr"> 89 </span><span class="Special">% Reg[3].i = 0xff;</span> +<span id="L90" class="LineNr"> 90 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L91" class="LineNr"> 91 </span> <span class="Constant">21</span> <span class="Constant">18</span> <span class="Comment"># and EBX with *EAX</span> +<span id="L92" class="LineNr"> 92 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)</span> +<span id="L93" class="LineNr"> 93 </span><span class="traceContains">+run: and <a href='010core.cc.html#L10'>EBX</a> with r/m32</span> +<span id="L94" class="LineNr"> 94 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L95" class="LineNr"> 95 </span><span class="traceContains">+run: storing 0x0000000d</span> +<span id="L96" class="LineNr"> 96 </span> +<span id="L97" class="LineNr"> 97 </span><span class="Comment">//:</span> +<span id="L98" class="LineNr"> 98 </span> +<span id="L99" class="LineNr"> 99 </span><span class="Delimiter">:(scenario and_mem_at_r32_with_r32)</span> +<span id="L100" class="LineNr">100 </span><span class="Special">% Reg[0].i = 0x60;</span> +<span id="L101" class="LineNr">101 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x000000ff);</span> +<span id="L102" class="LineNr">102 </span><span class="Special">% Reg[3].i = 0x0a0b0c0d;</span> +<span id="L103" class="LineNr">103 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L104" class="LineNr">104 </span> <span class="Constant">23</span> <span class="Constant">18</span> <span class="Comment"># and *EAX with EBX</span> +<span id="L105" class="LineNr">105 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)</span> +<span id="L106" class="LineNr">106 </span><span class="traceContains">+run: and r/m32 with <a href='010core.cc.html#L10'>EBX</a></span> +<span id="L107" class="LineNr">107 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L108" class="LineNr">108 </span><span class="traceContains">+run: storing 0x0000000d</span> +<span id="L109" class="LineNr">109 </span> +<span id="L110" class="LineNr">110 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span> +<span id="L111" class="LineNr">111 </span><span class="Normal">case</span> <span class="Constant">0x23</span>: <span class="Delimiter">{</span> <span class="Comment">// and r/m32 with r32</span> +<span id="L112" class="LineNr">112 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L214'>next</a><span class="Delimiter">();</span> +<span id="L113" class="LineNr">113 </span> <span class="Normal">uint8_t</span> arg1 = <span class="Delimiter">(</span>modrm>><span class="Constant">3</span><span class="Delimiter">)</span>&<span class="Constant">0x7</span><span class="Delimiter">;</span> +<span id="L114" class="LineNr">114 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"and r/m32 with "</span> << <a href='010core.cc.html#L227'>rname</a><span class="Delimiter">(</span>arg1<span class="Delimiter">)</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L115" class="LineNr">115 </span> <span class="Normal">const</span> <span class="Normal">int32_t</span>* arg2 = <a href='011direct_addressing.cc.html#L27'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> +<span id="L116" class="LineNr">116 </span> <a href='010core.cc.html#L55'>BINARY_BITWISE_OP</a><span class="Delimiter">(</span>&<span class="Delimiter">,</span> Reg[arg1]<span class="Delimiter">.</span>u<span class="Delimiter">,</span> *arg2<span class="Delimiter">);</span> +<span id="L117" class="LineNr">117 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> +<span id="L118" class="LineNr">118 </span><span class="Delimiter">}</span> +<span id="L119" class="LineNr">119 </span> +<span id="L120" class="LineNr">120 </span><span class="SalientComment">//:: or</span> +<span id="L121" class="LineNr">121 </span> +<span id="L122" class="LineNr">122 </span><span class="Delimiter">:(scenario or_r32_with_mem_at_r32)</span> +<span id="L123" class="LineNr">123 </span><span class="Special">% Reg[0].i = 0x60;</span> +<span id="L124" class="LineNr">124 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);</span> +<span id="L125" class="LineNr">125 </span><span class="Special">% Reg[3].i = 0xa0b0c0d0;</span> +<span id="L126" class="LineNr">126 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L127" class="LineNr">127 </span> <span class="Error">09</span> <span class="Constant">18</span> <span class="Comment"># or EBX with *EAX</span> +<span id="L128" class="LineNr">128 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)</span> +<span id="L129" class="LineNr">129 </span><span class="traceContains">+run: or <a href='010core.cc.html#L10'>EBX</a> with r/m32</span> +<span id="L130" class="LineNr">130 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L131" class="LineNr">131 </span><span class="traceContains">+run: storing 0xaabbccdd</span> +<span id="L132" class="LineNr">132 </span> +<span id="L133" class="LineNr">133 </span><span class="Comment">//:</span> +<span id="L134" class="LineNr">134 </span> +<span id="L135" class="LineNr">135 </span><span class="Delimiter">:(scenario or_mem_at_r32_with_r32)</span> +<span id="L136" class="LineNr">136 </span><span class="Special">% Reg[0].i = 0x60;</span> +<span id="L137" class="LineNr">137 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);</span> +<span id="L138" class="LineNr">138 </span><span class="Special">% Reg[3].i = 0xa0b0c0d0;</span> +<span id="L139" class="LineNr">139 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L140" class="LineNr">140 </span> 0b <span class="Constant">18</span> <span class="Comment"># or *EAX with EBX</span> +<span id="L141" class="LineNr">141 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)</span> +<span id="L142" class="LineNr">142 </span><span class="traceContains">+run: or r/m32 with <a href='010core.cc.html#L10'>EBX</a></span> +<span id="L143" class="LineNr">143 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L144" class="LineNr">144 </span><span class="traceContains">+run: storing 0xaabbccdd</span> +<span id="L145" class="LineNr">145 </span> +<span id="L146" class="LineNr">146 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span> +<span id="L147" class="LineNr">147 </span><span class="Normal">case</span> <span class="Constant">0x0b</span>: <span class="Delimiter">{</span> <span class="Comment">// or r/m32 with r32</span> +<span id="L148" class="LineNr">148 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L214'>next</a><span class="Delimiter">();</span> +<span id="L149" class="LineNr">149 </span> <span class="Normal">uint8_t</span> arg1 = <span class="Delimiter">(</span>modrm>><span class="Constant">3</span><span class="Delimiter">)</span>&<span class="Constant">0x7</span><span class="Delimiter">;</span> +<span id="L150" class="LineNr">150 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"or r/m32 with "</span> << <a href='010core.cc.html#L227'>rname</a><span class="Delimiter">(</span>arg1<span class="Delimiter">)</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L151" class="LineNr">151 </span> <span class="Normal">const</span> <span class="Normal">int32_t</span>* arg2 = <a href='011direct_addressing.cc.html#L27'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> +<span id="L152" class="LineNr">152 </span> <a href='010core.cc.html#L55'>BINARY_BITWISE_OP</a><span class="Delimiter">(</span>|<span class="Delimiter">,</span> Reg[arg1]<span class="Delimiter">.</span>u<span class="Delimiter">,</span> *arg2<span class="Delimiter">);</span> +<span id="L153" class="LineNr">153 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> +<span id="L154" class="LineNr">154 </span><span class="Delimiter">}</span> +<span id="L155" class="LineNr">155 </span> +<span id="L156" class="LineNr">156 </span><span class="SalientComment">//:: xor</span> +<span id="L157" class="LineNr">157 </span> +<span id="L158" class="LineNr">158 </span><span class="Delimiter">:(scenario xor_r32_with_mem_at_r32)</span> +<span id="L159" class="LineNr">159 </span><span class="Special">% Reg[0].i = 0x60;</span> +<span id="L160" class="LineNr">160 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0xaabb0c0d);</span> +<span id="L161" class="LineNr">161 </span><span class="Special">% Reg[3].i = 0xa0b0c0d0;</span> +<span id="L162" class="LineNr">162 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L163" class="LineNr">163 </span> <span class="Constant">31</span> <span class="Constant">18</span> <span class="Comment"># xor EBX with *EAX</span> +<span id="L164" class="LineNr">164 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)</span> +<span id="L165" class="LineNr">165 </span><span class="traceContains">+run: xor <a href='010core.cc.html#L10'>EBX</a> with r/m32</span> +<span id="L166" class="LineNr">166 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L167" class="LineNr">167 </span><span class="traceContains">+run: storing 0x0a0bccdd</span> +<span id="L168" class="LineNr">168 </span> +<span id="L169" class="LineNr">169 </span><span class="Comment">//:</span> +<span id="L170" class="LineNr">170 </span> +<span id="L171" class="LineNr">171 </span><span class="Delimiter">:(scenario xor_mem_at_r32_with_r32)</span> +<span id="L172" class="LineNr">172 </span><span class="Special">% Reg[0].i = 0x60;</span> +<span id="L173" class="LineNr">173 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);</span> +<span id="L174" class="LineNr">174 </span><span class="Special">% Reg[3].i = 0xa0b0c0d0;</span> +<span id="L175" class="LineNr">175 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L176" class="LineNr">176 </span> <span class="Constant">33</span> <span class="Constant">18</span> <span class="Comment"># xor *EAX with EBX</span> +<span id="L177" class="LineNr">177 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)</span> +<span id="L178" class="LineNr">178 </span><span class="traceContains">+run: xor r/m32 with <a href='010core.cc.html#L10'>EBX</a></span> +<span id="L179" class="LineNr">179 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L180" class="LineNr">180 </span><span class="traceContains">+run: storing 0xaabbccdd</span> +<span id="L181" class="LineNr">181 </span> +<span id="L182" class="LineNr">182 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span> +<span id="L183" class="LineNr">183 </span><span class="Normal">case</span> <span class="Constant">0x33</span>: <span class="Delimiter">{</span> <span class="Comment">// xor r/m32 with r32</span> +<span id="L184" class="LineNr">184 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L214'>next</a><span class="Delimiter">();</span> +<span id="L185" class="LineNr">185 </span> <span class="Normal">uint8_t</span> arg1 = <span class="Delimiter">(</span>modrm>><span class="Constant">3</span><span class="Delimiter">)</span>&<span class="Constant">0x7</span><span class="Delimiter">;</span> +<span id="L186" class="LineNr">186 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"xor r/m32 with "</span> << <a href='010core.cc.html#L227'>rname</a><span class="Delimiter">(</span>arg1<span class="Delimiter">)</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L187" class="LineNr">187 </span> <span class="Normal">const</span> <span class="Normal">int32_t</span>* arg2 = <a href='011direct_addressing.cc.html#L27'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> +<span id="L188" class="LineNr">188 </span> <a href='010core.cc.html#L55'>BINARY_BITWISE_OP</a><span class="Delimiter">(</span>|<span class="Delimiter">,</span> Reg[arg1]<span class="Delimiter">.</span>u<span class="Delimiter">,</span> *arg2<span class="Delimiter">);</span> +<span id="L189" class="LineNr">189 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> +<span id="L190" class="LineNr">190 </span><span class="Delimiter">}</span> +<span id="L191" class="LineNr">191 </span> +<span id="L192" class="LineNr">192 </span><span class="SalientComment">//:: not</span> +<span id="L193" class="LineNr">193 </span> +<span id="L194" class="LineNr">194 </span><span class="Delimiter">:(scenario not_r32_with_mem_at_r32)</span> +<span id="L195" class="LineNr">195 </span><span class="Special">% Reg[3].i = 0x60;</span> +<span id="L196" class="LineNr">196 </span><span class="Comment"># word at 0x60 is 0x0f0f00ff</span> +<span id="L197" class="LineNr">197 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0f0f00ff);</span> +<span id="L198" class="LineNr">198 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L199" class="LineNr">199 </span> f7 <span class="PreProc">0</span><span class="Constant">3</span> <span class="Comment"># negate *EBX</span> +<span id="L200" class="LineNr">200 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 000 (unused) 011 (dest EBX)</span> +<span id="L201" class="LineNr">201 </span><span class="traceContains">+run: 'not' of r/m32</span> +<span id="L202" class="LineNr">202 </span><span class="traceContains">+run: effective address is 0x60 (EBX)</span> +<span id="L203" class="LineNr">203 </span><span class="traceContains">+run: storing 0xf0f0ff00</span> +<span id="L204" class="LineNr">204 </span> +<span id="L205" class="LineNr">205 </span><span class="SalientComment">//:: compare (cmp)</span> +<span id="L206" class="LineNr">206 </span> +<span id="L207" class="LineNr">207 </span><span class="Delimiter">:(scenario compare_mem_at_r32_with_r32_greater)</span> +<span id="L208" class="LineNr">208 </span><span class="Special">% Reg[0].i = 0x60;</span> +<span id="L209" class="LineNr">209 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);</span> +<span id="L210" class="LineNr">210 </span><span class="Special">% Reg[3].i = 0x0a0b0c07;</span> +<span id="L211" class="LineNr">211 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L212" class="LineNr">212 </span> <span class="Constant">39</span> <span class="Constant">18</span> <span class="Comment"># compare EBX with *EAX</span> +<span id="L213" class="LineNr">213 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)</span> +<span id="L214" class="LineNr">214 </span><span class="traceContains">+run: compare <a href='010core.cc.html#L10'>EBX</a> with r/m32</span> +<span id="L215" class="LineNr">215 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L216" class="LineNr">216 </span><span class="traceContains">+run: SF=0; ZF=0; OF=0</span> <span id="L217" class="LineNr">217 </span> -<span id="L218" class="LineNr">218 </span><span class="Delimiter">:(scenario compare_mem_at_r32_with_r32_equal)</span> +<span id="L218" class="LineNr">218 </span><span class="Delimiter">:(scenario compare_mem_at_r32_with_r32_lesser)</span> <span id="L219" class="LineNr">219 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L220" class="LineNr">220 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);</span> +<span id="L220" class="LineNr">220 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c07);</span> <span id="L221" class="LineNr">221 </span><span class="Special">% Reg[3].i = 0x0a0b0c0d;</span> -<span id="L222" class="LineNr">222 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L223" class="LineNr">223 </span> <span class="Constant">39</span> <span class="Constant">18</span> <span class="Comment"># compare EBX (reg 3) with *EAX (reg 0)</span> -<span id="L224" class="LineNr">224 </span><span class="traceContains">+run: compare <a href='010core.cc.html#L17'>reg</a> 3 with effective address</span> -<span id="L225" class="LineNr">225 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L226" class="LineNr">226 </span><span class="traceContains">+run: SF=0; ZF=1; OF=0</span> -<span id="L227" class="LineNr">227 </span> -<span id="L228" class="LineNr">228 </span><span class="Comment">//:</span> -<span id="L229" class="LineNr">229 </span> -<span id="L230" class="LineNr">230 </span><span class="Delimiter">:(scenario compare_r32_with_mem_at_r32_greater)</span> -<span id="L231" class="LineNr">231 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L232" class="LineNr">232 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c07);</span> -<span id="L233" class="LineNr">233 </span><span class="Special">% Reg[3].i = 0x0a0b0c0d;</span> -<span id="L234" class="LineNr">234 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L235" class="LineNr">235 </span> 3b <span class="Constant">18</span> <span class="Comment"># compare *EAX (reg 0) with EBX (reg 3)</span> -<span id="L236" class="LineNr">236 </span><span class="traceContains">+run: compare effective address with <a href='010core.cc.html#L17'>reg</a> 3</span> -<span id="L237" class="LineNr">237 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L238" class="LineNr">238 </span><span class="traceContains">+run: SF=0; ZF=0; OF=0</span> +<span id="L222" class="LineNr">222 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L223" class="LineNr">223 </span> <span class="Constant">39</span> <span class="Constant">18</span> <span class="Comment"># compare EBX with *EAX</span> +<span id="L224" class="LineNr">224 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)</span> +<span id="L225" class="LineNr">225 </span><span class="traceContains">+run: compare <a href='010core.cc.html#L10'>EBX</a> with r/m32</span> +<span id="L226" class="LineNr">226 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L227" class="LineNr">227 </span><span class="traceContains">+run: SF=1; ZF=0; OF=0</span> +<span id="L228" class="LineNr">228 </span> +<span id="L229" class="LineNr">229 </span><span class="Delimiter">:(scenario compare_mem_at_r32_with_r32_equal)</span> +<span id="L230" class="LineNr">230 </span><span class="Special">% Reg[0].i = 0x60;</span> +<span id="L231" class="LineNr">231 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);</span> +<span id="L232" class="LineNr">232 </span><span class="Special">% Reg[3].i = 0x0a0b0c0d;</span> +<span id="L233" class="LineNr">233 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L234" class="LineNr">234 </span> <span class="Constant">39</span> <span class="Constant">18</span> <span class="Comment"># compare EBX with *EAX</span> +<span id="L235" class="LineNr">235 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)</span> +<span id="L236" class="LineNr">236 </span><span class="traceContains">+run: compare <a href='010core.cc.html#L10'>EBX</a> with r/m32</span> +<span id="L237" class="LineNr">237 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L238" class="LineNr">238 </span><span class="traceContains">+run: SF=0; ZF=1; OF=0</span> <span id="L239" class="LineNr">239 </span> -<span id="L240" class="LineNr">240 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span> -<span id="L241" class="LineNr">241 </span><span class="Normal">case</span> <span class="Constant">0x3b</span>: <span class="Delimiter">{</span> <span class="Comment">// set SF if r32 < r/m32</span> -<span id="L242" class="LineNr">242 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L214'>next</a><span class="Delimiter">();</span> -<span id="L243" class="LineNr">243 </span> <span class="Normal">uint8_t</span> reg1 = <span class="Delimiter">(</span>modrm>><span class="Constant">3</span><span class="Delimiter">)</span>&<span class="Constant">0x7</span><span class="Delimiter">;</span> -<span id="L244" class="LineNr">244 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"compare effective address with <a href='010core.cc.html#L17'>reg</a> "</span> << <a href='010core.cc.html#L232'>NUM</a><span class="Delimiter">(</span>reg1<span class="Delimiter">)</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> -<span id="L245" class="LineNr">245 </span> <span class="Normal">int32_t</span> arg1 = Reg[reg1]<span class="Delimiter">.</span>i<span class="Delimiter">;</span> -<span id="L246" class="LineNr">246 </span> <span class="Normal">int32_t</span>* arg2 = <a href='011direct_addressing.cc.html#L26'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> -<span id="L247" class="LineNr">247 </span> <span class="Normal">int32_t</span> tmp1 = arg1 - *arg2<span class="Delimiter">;</span> -<span id="L248" class="LineNr">248 </span> SF = <span class="Delimiter">(</span>tmp1 < <span class="Constant">0</span><span class="Delimiter">);</span> -<span id="L249" class="LineNr">249 </span> ZF = <span class="Delimiter">(</span>tmp1 == <span class="Constant">0</span><span class="Delimiter">);</span> -<span id="L250" class="LineNr">250 </span> <span class="Normal">int64_t</span> tmp2 = arg1 - *arg2<span class="Delimiter">;</span> -<span id="L251" class="LineNr">251 </span> <a href='010core.cc.html#L33'>OF</a> = <span class="Delimiter">(</span>tmp1 != tmp2<span class="Delimiter">);</span> -<span id="L252" class="LineNr">252 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"SF="</span> << SF << <span class="Constant">"; ZF="</span> << ZF << <span class="Constant">"; OF="</span> << <a href='010core.cc.html#L33'>OF</a> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> -<span id="L253" class="LineNr">253 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> -<span id="L254" class="LineNr">254 </span><span class="Delimiter">}</span> -<span id="L255" class="LineNr">255 </span> -<span id="L256" class="LineNr">256 </span><span class="Delimiter">:(scenario compare_r32_with_mem_at_r32_lesser)</span> -<span id="L257" class="LineNr">257 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L258" class="LineNr">258 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);</span> -<span id="L259" class="LineNr">259 </span><span class="Special">% Reg[3].i = 0x0a0b0c07;</span> -<span id="L260" class="LineNr">260 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L261" class="LineNr">261 </span> 3b <span class="Constant">18</span> <span class="Comment"># compare *EAX (reg 0) with EBX (reg 3)</span> -<span id="L262" class="LineNr">262 </span><span class="traceContains">+run: compare effective address with <a href='010core.cc.html#L17'>reg</a> 3</span> -<span id="L263" class="LineNr">263 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L264" class="LineNr">264 </span><span class="traceContains">+run: SF=1; ZF=0; OF=0</span> -<span id="L265" class="LineNr">265 </span> -<span id="L266" class="LineNr">266 </span><span class="Delimiter">:(scenario compare_r32_with_mem_at_r32_equal)</span> -<span id="L267" class="LineNr">267 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L268" class="LineNr">268 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);</span> -<span id="L269" class="LineNr">269 </span><span class="Special">% Reg[3].i = 0x0a0b0c0d;</span> -<span id="L270" class="LineNr">270 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L271" class="LineNr">271 </span> 3b <span class="Constant">18</span> <span class="Comment"># compare *EAX (reg 0) with EBX (reg 3)</span> -<span id="L272" class="LineNr">272 </span><span class="traceContains">+run: compare effective address with <a href='010core.cc.html#L17'>reg</a> 3</span> -<span id="L273" class="LineNr">273 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L274" class="LineNr">274 </span><span class="traceContains">+run: SF=0; ZF=1; OF=0</span> -<span id="L275" class="LineNr">275 </span> -<span id="L276" class="LineNr">276 </span><span class="SalientComment">//:: copy (mov)</span> -<span id="L277" class="LineNr">277 </span> -<span id="L278" class="LineNr">278 </span><span class="Delimiter">:(scenario copy_r32_to_mem_at_r32)</span> -<span id="L279" class="LineNr">279 </span><span class="Special">% Reg[3].i = 0xaf;</span> -<span id="L280" class="LineNr">280 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L281" class="LineNr">281 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L282" class="LineNr">282 </span> <span class="Constant">89</span> <span class="Constant">18</span> <span class="Comment"># copy EBX (reg 3) to *EAX (reg 0)</span> -<span id="L283" class="LineNr">283 </span><span class="traceContains">+run: copy <a href='010core.cc.html#L17'>reg</a> 3 to effective address</span> -<span id="L284" class="LineNr">284 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L285" class="LineNr">285 </span><span class="traceContains">+run: storing 0x000000af</span> -<span id="L286" class="LineNr">286 </span> -<span id="L287" class="LineNr">287 </span><span class="Comment">//:</span> -<span id="L288" class="LineNr">288 </span> -<span id="L289" class="LineNr">289 </span><span class="Delimiter">:(scenario copy_mem_at_r32_to_r32)</span> -<span id="L290" class="LineNr">290 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L291" class="LineNr">291 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x000000af);</span> -<span id="L292" class="LineNr">292 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L293" class="LineNr">293 </span> 8b <span class="Constant">18</span> <span class="Comment"># copy *EAX (reg 0) to EBX (reg 3)</span> -<span id="L294" class="LineNr">294 </span><span class="traceContains">+run: copy effective address to <a href='010core.cc.html#L17'>reg</a> 3</span> -<span id="L295" class="LineNr">295 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L296" class="LineNr">296 </span><span class="traceContains">+run: storing 0x000000af</span> -<span id="L297" class="LineNr">297 </span> -<span id="L298" class="LineNr">298 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span> -<span id="L299" class="LineNr">299 </span><span class="Normal">case</span> <span class="Constant">0x8b</span>: <span class="Delimiter">{</span> <span class="Comment">// copy r32 to r/m32</span> -<span id="L300" class="LineNr">300 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L214'>next</a><span class="Delimiter">();</span> -<span id="L301" class="LineNr">301 </span> <span class="Normal">uint8_t</span> reg1 = <span class="Delimiter">(</span>modrm>><span class="Constant">3</span><span class="Delimiter">)</span>&<span class="Constant">0x7</span><span class="Delimiter">;</span> -<span id="L302" class="LineNr">302 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"copy effective address to <a href='010core.cc.html#L17'>reg</a> "</span> << <a href='010core.cc.html#L232'>NUM</a><span class="Delimiter">(</span>reg1<span class="Delimiter">)</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> -<span id="L303" class="LineNr">303 </span> <span class="Normal">int32_t</span>* arg2 = <a href='011direct_addressing.cc.html#L26'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> -<span id="L304" class="LineNr">304 </span> Reg[reg1]<span class="Delimiter">.</span>i = *arg2<span class="Delimiter">;</span> -<span id="L305" class="LineNr">305 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"storing 0x"</span> << <a href='010core.cc.html#L230'>HEXWORD</a> << *arg2 << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> -<span id="L306" class="LineNr">306 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> -<span id="L307" class="LineNr">307 </span><span class="Delimiter">}</span> -<span id="L308" class="LineNr">308 </span> -<span id="L309" class="LineNr">309 </span><span class="SalientComment">//:: jump</span> -<span id="L310" class="LineNr">310 </span> -<span id="L311" class="LineNr">311 </span><span class="Delimiter">:(scenario jump_mem_at_r32)</span> -<span id="L312" class="LineNr">312 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L313" class="LineNr">313 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 8);</span> -<span id="L314" class="LineNr">314 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L315" class="LineNr">315 </span> ff <span class="Constant">20</span> <span class="Comment"># jump to *EAX (reg 0)</span> -<span id="L316" class="LineNr">316 </span> <span class="PreProc">0</span><span class="Constant">5</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">1</span> -<span id="L317" class="LineNr">317 </span> <span class="PreProc">0</span><span class="Constant">5</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">2</span> -<span id="L318" class="LineNr">318 </span><span class="traceContains">+run: inst: 0x00000001</span> -<span id="L319" class="LineNr">319 </span><span class="traceContains">+run: jump to effective address</span> -<span id="L320" class="LineNr">320 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L321" class="LineNr">321 </span><span class="traceContains">+run: jumping to 0x00000008</span> -<span id="L322" class="LineNr">322 </span><span class="traceContains">+run: inst: 0x00000008</span> -<span id="L323" class="LineNr">323 </span><span class="traceAbsent">-run: inst: 0x00000003</span> -<span id="L324" class="LineNr">324 </span> -<span id="L325" class="LineNr">325 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span> -<span id="L326" class="LineNr">326 </span><span class="Normal">case</span> <span class="Constant">0xff</span>: <span class="Delimiter">{</span> -<span id="L327" class="LineNr">327 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L214'>next</a><span class="Delimiter">();</span> -<span id="L328" class="LineNr">328 </span> <span class="Normal">uint8_t</span> subop = <span class="Delimiter">(</span>modrm>><span class="Constant">3</span><span class="Delimiter">)</span>&<span class="Constant">0x7</span><span class="Delimiter">;</span> <span class="Comment">// middle 3 'reg opcode' bits</span> -<span id="L329" class="LineNr">329 </span> <span class="Normal">switch</span> <span class="Delimiter">(</span>subop<span class="Delimiter">)</span> <span class="Delimiter">{</span> -<span id="L330" class="LineNr">330 </span> <span class="Conceal">¦</span> <span class="Normal">case</span> <span class="Constant">4</span>: <span class="Delimiter">{</span> <span class="Comment">// jump to r/m32</span> -<span id="L331" class="LineNr">331 </span> <span class="Conceal">¦</span> <span class="Conceal">¦</span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"jump to effective address"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> -<span id="L332" class="LineNr">332 </span> <span class="Conceal">¦</span> <span class="Conceal">¦</span> <span class="Normal">int32_t</span>* arg2 = <a href='011direct_addressing.cc.html#L26'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> -<span id="L333" class="LineNr">333 </span> <span class="Conceal">¦</span> <span class="Conceal">¦</span> <a href='010core.cc.html#L23'>EIP</a> = *arg2<span class="Delimiter">;</span> -<span id="L334" class="LineNr">334 </span> <span class="Conceal">¦</span> <span class="Conceal">¦</span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"jumping to 0x"</span> << <a href='010core.cc.html#L230'>HEXWORD</a> << <a href='010core.cc.html#L23'>EIP</a> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> -<span id="L335" class="LineNr">335 </span> <span class="Conceal">¦</span> <span class="Conceal">¦</span> <span class="Identifier">break</span><span class="Delimiter">;</span> -<span id="L336" class="LineNr">336 </span> <span class="Conceal">¦</span> <span class="Delimiter">}</span> -<span id="L337" class="LineNr">337 </span> <span class="Conceal">¦</span> <span class="Comment">// End Op ff Subops</span> -<span id="L338" class="LineNr">338 </span> <span class="Delimiter">}</span> -<span id="L339" class="LineNr">339 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> -<span id="L340" class="LineNr">340 </span><span class="Delimiter">}</span> -<span id="L341" class="LineNr">341 </span> -<span id="L342" class="LineNr">342 </span><span class="SalientComment">//:: push</span> -<span id="L343" class="LineNr">343 </span> -<span id="L344" class="LineNr">344 </span><span class="Delimiter">:(scenario push_mem_at_r32)</span> -<span id="L345" class="LineNr">345 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L346" class="LineNr">346 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x000000af);</span> -<span id="L347" class="LineNr">347 </span><span class="Special">% Reg[ESP].u = 0x14;</span> -<span id="L348" class="LineNr">348 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L349" class="LineNr">349 </span> ff <span class="Constant">30</span> <span class="Comment"># push *EAX (reg 0) to stack</span> -<span id="L350" class="LineNr">350 </span><span class="traceContains">+run: <a href='011direct_addressing.cc.html#L244'>push</a> effective address</span> -<span id="L351" class="LineNr">351 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L352" class="LineNr">352 </span><span class="traceContains">+run: decrementing <a href='010core.cc.html#L11'>ESP</a> to 0x00000010</span> -<span id="L353" class="LineNr">353 </span><span class="traceContains">+run: pushing value 0x000000af</span> -<span id="L354" class="LineNr">354 </span> -<span id="L355" class="LineNr">355 </span><span class="Delimiter">:(before "End Op ff Subops")</span> -<span id="L356" class="LineNr">356 </span><span class="Normal">case</span> <span class="Constant">6</span>: <span class="Delimiter">{</span> <span class="Comment">// push r/m32 to stack</span> -<span id="L357" class="LineNr">357 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"push effective address"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> -<span id="L358" class="LineNr">358 </span> <span class="Normal">const</span> <span class="Normal">int32_t</span>* val = <a href='011direct_addressing.cc.html#L26'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> -<span id="L359" class="LineNr">359 </span> <a href='011direct_addressing.cc.html#L244'>push</a><span class="Delimiter">(</span>*val<span class="Delimiter">);</span> -<span id="L360" class="LineNr">360 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> -<span id="L361" class="LineNr">361 </span><span class="Delimiter">}</span> -<span id="L362" class="LineNr">362 </span> -<span id="L363" class="LineNr">363 </span><span class="SalientComment">//:: pop</span> -<span id="L364" class="LineNr">364 </span> -<span id="L365" class="LineNr">365 </span><span class="Delimiter">:(scenario pop_mem_at_r32)</span> -<span id="L366" class="LineNr">366 </span><span class="Special">% Reg[0].i = 0x60;</span> -<span id="L367" class="LineNr">367 </span><span class="Special">% Reg[ESP].u = 0x10;</span> -<span id="L368" class="LineNr">368 </span><span class="Special">% SET_WORD_IN_MEM(0x10, 0x00000030);</span> -<span id="L369" class="LineNr">369 </span><span class="Comment"># op ModRM SIB displacement immediate</span> -<span id="L370" class="LineNr">370 </span> <span class="Constant">8f</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="Comment"># pop stack into *EAX (reg 0)</span> -<span id="L371" class="LineNr">371 </span><span class="traceContains">+run: <a href='011direct_addressing.cc.html#L277'>pop</a> into effective address</span> -<span id="L372" class="LineNr">372 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 0)</span> -<span id="L373" class="LineNr">373 </span><span class="traceContains">+run: popping value 0x00000030</span> -<span id="L374" class="LineNr">374 </span><span class="traceContains">+run: incrementing <a href='010core.cc.html#L11'>ESP</a> to 0x00000014</span> -<span id="L375" class="LineNr">375 </span> -<span id="L376" class="LineNr">376 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span> -<span id="L377" class="LineNr">377 </span><span class="Normal">case</span> <span class="Constant">0x8f</span>: <span class="Delimiter">{</span> <span class="Comment">// pop stack into r/m32</span> -<span id="L378" class="LineNr">378 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L214'>next</a><span class="Delimiter">();</span> -<span id="L379" class="LineNr">379 </span> <span class="Normal">uint8_t</span> subop = <span class="Delimiter">(</span>modrm>><span class="Constant">3</span><span class="Delimiter">)</span>&<span class="Constant">0x7</span><span class="Delimiter">;</span> -<span id="L380" class="LineNr">380 </span> <span class="Normal">switch</span> <span class="Delimiter">(</span>subop<span class="Delimiter">)</span> <span class="Delimiter">{</span> -<span id="L381" class="LineNr">381 </span> <span class="Conceal">¦</span> <span class="Normal">case</span> <span class="Constant">0</span>: <span class="Delimiter">{</span> -<span id="L382" class="LineNr">382 </span> <span class="Conceal">¦</span> <span class="Conceal">¦</span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"pop into effective address"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> -<span id="L383" class="LineNr">383 </span> <span class="Conceal">¦</span> <span class="Conceal">¦</span> <span class="Normal">int32_t</span>* dest = <a href='011direct_addressing.cc.html#L26'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> -<span id="L384" class="LineNr">384 </span> <span class="Conceal">¦</span> <span class="Conceal">¦</span> *dest = <a href='011direct_addressing.cc.html#L277'>pop</a><span class="Delimiter">();</span> -<span id="L385" class="LineNr">385 </span> <span class="Conceal">¦</span> <span class="Conceal">¦</span> <span class="Identifier">break</span><span class="Delimiter">;</span> -<span id="L386" class="LineNr">386 </span> <span class="Conceal">¦</span> <span class="Delimiter">}</span> -<span id="L387" class="LineNr">387 </span> <span class="Delimiter">}</span> -<span id="L388" class="LineNr">388 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> -<span id="L389" class="LineNr">389 </span><span class="Delimiter">}</span> +<span id="L240" class="LineNr">240 </span><span class="Comment">//:</span> +<span id="L241" class="LineNr">241 </span> +<span id="L242" class="LineNr">242 </span><span class="Delimiter">:(scenario compare_r32_with_mem_at_r32_greater)</span> +<span id="L243" class="LineNr">243 </span><span class="Special">% Reg[0].i = 0x60;</span> +<span id="L244" class="LineNr">244 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c07);</span> +<span id="L245" class="LineNr">245 </span><span class="Special">% Reg[3].i = 0x0a0b0c0d;</span> +<span id="L246" class="LineNr">246 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L247" class="LineNr">247 </span> 3b <span class="Constant">18</span> <span class="Comment"># compare *EAX with EBX</span> +<span id="L248" class="LineNr">248 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)</span> +<span id="L249" class="LineNr">249 </span><span class="traceContains">+run: compare r/m32 with <a href='010core.cc.html#L10'>EBX</a></span> +<span id="L250" class="LineNr">250 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L251" class="LineNr">251 </span><span class="traceContains">+run: SF=0; ZF=0; OF=0</span> +<span id="L252" class="LineNr">252 </span> +<span id="L253" class="LineNr">253 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span> +<span id="L254" class="LineNr">254 </span><span class="Normal">case</span> <span class="Constant">0x3b</span>: <span class="Delimiter">{</span> <span class="Comment">// set SF if r32 < r/m32</span> +<span id="L255" class="LineNr">255 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L214'>next</a><span class="Delimiter">();</span> +<span id="L256" class="LineNr">256 </span> <span class="Normal">uint8_t</span> reg1 = <span class="Delimiter">(</span>modrm>><span class="Constant">3</span><span class="Delimiter">)</span>&<span class="Constant">0x7</span><span class="Delimiter">;</span> +<span id="L257" class="LineNr">257 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"compare r/m32 with "</span> << <a href='010core.cc.html#L227'>rname</a><span class="Delimiter">(</span>reg1<span class="Delimiter">)</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L258" class="LineNr">258 </span> <span class="Normal">int32_t</span> arg1 = Reg[reg1]<span class="Delimiter">.</span>i<span class="Delimiter">;</span> +<span id="L259" class="LineNr">259 </span> <span class="Normal">int32_t</span>* arg2 = <a href='011direct_addressing.cc.html#L27'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> +<span id="L260" class="LineNr">260 </span> <span class="Normal">int32_t</span> tmp1 = arg1 - *arg2<span class="Delimiter">;</span> +<span id="L261" class="LineNr">261 </span> SF = <span class="Delimiter">(</span>tmp1 < <span class="Constant">0</span><span class="Delimiter">);</span> +<span id="L262" class="LineNr">262 </span> ZF = <span class="Delimiter">(</span>tmp1 == <span class="Constant">0</span><span class="Delimiter">);</span> +<span id="L263" class="LineNr">263 </span> <span class="Normal">int64_t</span> tmp2 = arg1 - *arg2<span class="Delimiter">;</span> +<span id="L264" class="LineNr">264 </span> <a href='010core.cc.html#L33'>OF</a> = <span class="Delimiter">(</span>tmp1 != tmp2<span class="Delimiter">);</span> +<span id="L265" class="LineNr">265 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"SF="</span> << SF << <span class="Constant">"; ZF="</span> << ZF << <span class="Constant">"; OF="</span> << <a href='010core.cc.html#L33'>OF</a> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L266" class="LineNr">266 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> +<span id="L267" class="LineNr">267 </span><span class="Delimiter">}</span> +<span id="L268" class="LineNr">268 </span> +<span id="L269" class="LineNr">269 </span><span class="Delimiter">:(scenario compare_r32_with_mem_at_r32_lesser)</span> +<span id="L270" class="LineNr">270 </span><span class="Special">% Reg[0].i = 0x60;</span> +<span id="L271" class="LineNr">271 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);</span> +<span id="L272" class="LineNr">272 </span><span class="Special">% Reg[3].i = 0x0a0b0c07;</span> +<span id="L273" class="LineNr">273 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L274" class="LineNr">274 </span> 3b <span class="Constant">18</span> <span class="Comment"># compare *EAX with EBX</span> +<span id="L275" class="LineNr">275 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)</span> +<span id="L276" class="LineNr">276 </span><span class="traceContains">+run: compare r/m32 with <a href='010core.cc.html#L10'>EBX</a></span> +<span id="L277" class="LineNr">277 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L278" class="LineNr">278 </span><span class="traceContains">+run: SF=1; ZF=0; OF=0</span> +<span id="L279" class="LineNr">279 </span> +<span id="L280" class="LineNr">280 </span><span class="Delimiter">:(scenario compare_r32_with_mem_at_r32_equal)</span> +<span id="L281" class="LineNr">281 </span><span class="Special">% Reg[0].i = 0x60;</span> +<span id="L282" class="LineNr">282 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0a0b0c0d);</span> +<span id="L283" class="LineNr">283 </span><span class="Special">% Reg[3].i = 0x0a0b0c0d;</span> +<span id="L284" class="LineNr">284 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L285" class="LineNr">285 </span> 3b <span class="Constant">18</span> <span class="Comment"># compare *EAX with EBX</span> +<span id="L286" class="LineNr">286 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)</span> +<span id="L287" class="LineNr">287 </span><span class="traceContains">+run: compare r/m32 with <a href='010core.cc.html#L10'>EBX</a></span> +<span id="L288" class="LineNr">288 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L289" class="LineNr">289 </span><span class="traceContains">+run: SF=0; ZF=1; OF=0</span> +<span id="L290" class="LineNr">290 </span> +<span id="L291" class="LineNr">291 </span><span class="SalientComment">//:: copy (mov)</span> +<span id="L292" class="LineNr">292 </span> +<span id="L293" class="LineNr">293 </span><span class="Delimiter">:(scenario copy_r32_to_mem_at_r32)</span> +<span id="L294" class="LineNr">294 </span><span class="Special">% Reg[3].i = 0xaf;</span> +<span id="L295" class="LineNr">295 </span><span class="Special">% Reg[0].i = 0x60;</span> +<span id="L296" class="LineNr">296 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L297" class="LineNr">297 </span> <span class="Constant">89</span> <span class="Constant">18</span> <span class="Comment"># copy EBX to *EAX</span> +<span id="L298" class="LineNr">298 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)</span> +<span id="L299" class="LineNr">299 </span><span class="traceContains">+run: copy <a href='010core.cc.html#L10'>EBX</a> to r/m32</span> +<span id="L300" class="LineNr">300 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L301" class="LineNr">301 </span><span class="traceContains">+run: storing 0x000000af</span> +<span id="L302" class="LineNr">302 </span> +<span id="L303" class="LineNr">303 </span><span class="Comment">//:</span> +<span id="L304" class="LineNr">304 </span> +<span id="L305" class="LineNr">305 </span><span class="Delimiter">:(scenario copy_mem_at_r32_to_r32)</span> +<span id="L306" class="LineNr">306 </span><span class="Special">% Reg[0].i = 0x60;</span> +<span id="L307" class="LineNr">307 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x000000af);</span> +<span id="L308" class="LineNr">308 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L309" class="LineNr">309 </span> 8b <span class="Constant">18</span> <span class="Comment"># copy *EAX to EBX</span> +<span id="L310" class="LineNr">310 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)</span> +<span id="L311" class="LineNr">311 </span><span class="traceContains">+run: copy r/m32 to <a href='010core.cc.html#L10'>EBX</a></span> +<span id="L312" class="LineNr">312 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L313" class="LineNr">313 </span><span class="traceContains">+run: storing 0x000000af</span> +<span id="L314" class="LineNr">314 </span> +<span id="L315" class="LineNr">315 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span> +<span id="L316" class="LineNr">316 </span><span class="Normal">case</span> <span class="Constant">0x8b</span>: <span class="Delimiter">{</span> <span class="Comment">// copy r32 to r/m32</span> +<span id="L317" class="LineNr">317 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L214'>next</a><span class="Delimiter">();</span> +<span id="L318" class="LineNr">318 </span> <span class="Normal">uint8_t</span> reg1 = <span class="Delimiter">(</span>modrm>><span class="Constant">3</span><span class="Delimiter">)</span>&<span class="Constant">0x7</span><span class="Delimiter">;</span> +<span id="L319" class="LineNr">319 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"copy r/m32 to "</span> << <a href='010core.cc.html#L227'>rname</a><span class="Delimiter">(</span>reg1<span class="Delimiter">)</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L320" class="LineNr">320 </span> <span class="Normal">int32_t</span>* arg2 = <a href='011direct_addressing.cc.html#L27'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> +<span id="L321" class="LineNr">321 </span> Reg[reg1]<span class="Delimiter">.</span>i = *arg2<span class="Delimiter">;</span> +<span id="L322" class="LineNr">322 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"storing 0x"</span> << <a href='010core.cc.html#L244'>HEXWORD</a> << *arg2 << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L323" class="LineNr">323 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> +<span id="L324" class="LineNr">324 </span><span class="Delimiter">}</span> +<span id="L325" class="LineNr">325 </span> +<span id="L326" class="LineNr">326 </span><span class="SalientComment">//:: jump</span> +<span id="L327" class="LineNr">327 </span> +<span id="L328" class="LineNr">328 </span><span class="Delimiter">:(scenario jump_mem_at_r32)</span> +<span id="L329" class="LineNr">329 </span><span class="Special">% Reg[0].i = 0x60;</span> +<span id="L330" class="LineNr">330 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 8);</span> +<span id="L331" class="LineNr">331 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L332" class="LineNr">332 </span> ff <span class="Constant">20</span> <span class="Comment"># jump to *EAX</span> +<span id="L333" class="LineNr">333 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 100 (jump to r/m32) 000 (src EAX)</span> +<span id="L334" class="LineNr">334 </span> <span class="PreProc">0</span><span class="Constant">5</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">1</span> +<span id="L335" class="LineNr">335 </span> <span class="PreProc">0</span><span class="Constant">5</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">2</span> +<span id="L336" class="LineNr">336 </span><span class="traceContains">+run: inst: 0x00000001</span> +<span id="L337" class="LineNr">337 </span><span class="traceContains">+run: jump to r/m32</span> +<span id="L338" class="LineNr">338 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L339" class="LineNr">339 </span><span class="traceContains">+run: jumping to 0x00000008</span> +<span id="L340" class="LineNr">340 </span><span class="traceContains">+run: inst: 0x00000008</span> +<span id="L341" class="LineNr">341 </span><span class="traceAbsent">-run: inst: 0x00000003</span> +<span id="L342" class="LineNr">342 </span> +<span id="L343" class="LineNr">343 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span> +<span id="L344" class="LineNr">344 </span><span class="Normal">case</span> <span class="Constant">0xff</span>: <span class="Delimiter">{</span> +<span id="L345" class="LineNr">345 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L214'>next</a><span class="Delimiter">();</span> +<span id="L346" class="LineNr">346 </span> <span class="Normal">uint8_t</span> subop = <span class="Delimiter">(</span>modrm>><span class="Constant">3</span><span class="Delimiter">)</span>&<span class="Constant">0x7</span><span class="Delimiter">;</span> <span class="Comment">// middle 3 'reg opcode' bits</span> +<span id="L347" class="LineNr">347 </span> <span class="Normal">switch</span> <span class="Delimiter">(</span>subop<span class="Delimiter">)</span> <span class="Delimiter">{</span> +<span id="L348" class="LineNr">348 </span> <span class="Normal">case</span> <span class="Constant">4</span>: <span class="Delimiter">{</span> <span class="Comment">// jump to r/m32</span> +<span id="L349" class="LineNr">349 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"jump to r/m32"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L350" class="LineNr">350 </span> <span class="Normal">int32_t</span>* arg2 = <a href='011direct_addressing.cc.html#L27'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> +<span id="L351" class="LineNr">351 </span> <a href='010core.cc.html#L23'>EIP</a> = *arg2<span class="Delimiter">;</span> +<span id="L352" class="LineNr">352 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"jumping to 0x"</span> << <a href='010core.cc.html#L244'>HEXWORD</a> << <a href='010core.cc.html#L23'>EIP</a> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L353" class="LineNr">353 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> +<span id="L354" class="LineNr">354 </span> <span class="Delimiter">}</span> +<span id="L355" class="LineNr">355 </span> <span class="Comment">// End Op ff Subops</span> +<span id="L356" class="LineNr">356 </span> <span class="Delimiter">}</span> +<span id="L357" class="LineNr">357 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> +<span id="L358" class="LineNr">358 </span><span class="Delimiter">}</span> +<span id="L359" class="LineNr">359 </span> +<span id="L360" class="LineNr">360 </span><span class="SalientComment">//:: push</span> +<span id="L361" class="LineNr">361 </span> +<span id="L362" class="LineNr">362 </span><span class="Delimiter">:(scenario push_mem_at_r32)</span> +<span id="L363" class="LineNr">363 </span><span class="Special">% Reg[0].i = 0x60;</span> +<span id="L364" class="LineNr">364 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x000000af);</span> +<span id="L365" class="LineNr">365 </span><span class="Special">% Reg[ESP].u = 0x14;</span> +<span id="L366" class="LineNr">366 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L367" class="LineNr">367 </span> ff <span class="Constant">30</span> <span class="Comment"># push *EAX to stack</span> +<span id="L368" class="LineNr">368 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 110 (push r/m32) 000 (src EAX)</span> +<span id="L369" class="LineNr">369 </span><span class="traceContains">+run: <a href='011direct_addressing.cc.html#L283'>push</a> r/m32</span> +<span id="L370" class="LineNr">370 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L371" class="LineNr">371 </span><span class="traceContains">+run: decrementing <a href='010core.cc.html#L11'>ESP</a> to 0x00000010</span> +<span id="L372" class="LineNr">372 </span><span class="traceContains">+run: pushing value 0x000000af</span> +<span id="L373" class="LineNr">373 </span> +<span id="L374" class="LineNr">374 </span><span class="Delimiter">:(before "End Op ff Subops")</span> +<span id="L375" class="LineNr">375 </span><span class="Normal">case</span> <span class="Constant">6</span>: <span class="Delimiter">{</span> <span class="Comment">// push r/m32 to stack</span> +<span id="L376" class="LineNr">376 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"push r/m32"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L377" class="LineNr">377 </span> <span class="Normal">const</span> <span class="Normal">int32_t</span>* val = <a href='011direct_addressing.cc.html#L27'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> +<span id="L378" class="LineNr">378 </span> <a href='011direct_addressing.cc.html#L283'>push</a><span class="Delimiter">(</span>*val<span class="Delimiter">);</span> +<span id="L379" class="LineNr">379 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> +<span id="L380" class="LineNr">380 </span><span class="Delimiter">}</span> +<span id="L381" class="LineNr">381 </span> +<span id="L382" class="LineNr">382 </span><span class="SalientComment">//:: pop</span> +<span id="L383" class="LineNr">383 </span> +<span id="L384" class="LineNr">384 </span><span class="Delimiter">:(scenario pop_mem_at_r32)</span> +<span id="L385" class="LineNr">385 </span><span class="Special">% Reg[0].i = 0x60;</span> +<span id="L386" class="LineNr">386 </span><span class="Special">% Reg[ESP].u = 0x10;</span> +<span id="L387" class="LineNr">387 </span><span class="Special">% SET_WORD_IN_MEM(0x10, 0x00000030);</span> +<span id="L388" class="LineNr">388 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L389" class="LineNr">389 </span> <span class="Constant">8f</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="Comment"># pop stack into *EAX</span> +<span id="L390" class="LineNr">390 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 000 (pop r/m32) 000 (dest EAX)</span> +<span id="L391" class="LineNr">391 </span><span class="traceContains">+run: <a href='011direct_addressing.cc.html#L316'>pop</a> into r/m32</span> +<span id="L392" class="LineNr">392 </span><span class="traceContains">+run: effective address is 0x60 (EAX)</span> +<span id="L393" class="LineNr">393 </span><span class="traceContains">+run: popping value 0x00000030</span> +<span id="L394" class="LineNr">394 </span><span class="traceContains">+run: incrementing <a href='010core.cc.html#L11'>ESP</a> to 0x00000014</span> +<span id="L395" class="LineNr">395 </span> +<span id="L396" class="LineNr">396 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span> +<span id="L397" class="LineNr">397 </span><span class="Normal">case</span> <span class="Constant">0x8f</span>: <span class="Delimiter">{</span> <span class="Comment">// pop stack into r/m32</span> +<span id="L398" class="LineNr">398 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L214'>next</a><span class="Delimiter">();</span> +<span id="L399" class="LineNr">399 </span> <span class="Normal">uint8_t</span> subop = <span class="Delimiter">(</span>modrm>><span class="Constant">3</span><span class="Delimiter">)</span>&<span class="Constant">0x7</span><span class="Delimiter">;</span> +<span id="L400" class="LineNr">400 </span> <span class="Normal">switch</span> <span class="Delimiter">(</span>subop<span class="Delimiter">)</span> <span class="Delimiter">{</span> +<span id="L401" class="LineNr">401 </span> <span class="Normal">case</span> <span class="Constant">0</span>: <span class="Delimiter">{</span> +<span id="L402" class="LineNr">402 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"pop into r/m32"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L403" class="LineNr">403 </span> <span class="Normal">int32_t</span>* dest = <a href='011direct_addressing.cc.html#L27'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span> +<span id="L404" class="LineNr">404 </span> *dest = <a href='011direct_addressing.cc.html#L316'>pop</a><span class="Delimiter">();</span> +<span id="L405" class="LineNr">405 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> +<span id="L406" class="LineNr">406 </span> <span class="Delimiter">}</span> +<span id="L407" class="LineNr">407 </span> <span class="Delimiter">}</span> +<span id="L408" class="LineNr">408 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> +<span id="L409" class="LineNr">409 </span><span class="Delimiter">}</span> +<span id="L410" class="LineNr">410 </span> +<span id="L411" class="LineNr">411 </span><span class="SalientComment">//:: special-case for loading address from disp32 rather than register</span> +<span id="L412" class="LineNr">412 </span> +<span id="L413" class="LineNr">413 </span><span class="Delimiter">:(scenario add_r32_to_mem_at_displacement)</span> +<span id="L414" class="LineNr">414 </span><span class="Special">% Reg[3].i = 0x10; // source</span> +<span id="L415" class="LineNr">415 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 1);</span> +<span id="L416" class="LineNr">416 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L417" class="LineNr">417 </span> <span class="PreProc">0</span><span class="Constant">1</span> 1d <span class="Constant">60</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="Comment"># add EBX to *0x60</span> +<span id="L418" class="LineNr">418 </span><span class="Comment"># ModR/M in binary: 00 (indirect mode) 011 (src EBX) 101 (dest in disp32)</span> +<span id="L419" class="LineNr">419 </span><span class="traceContains">+run: add <a href='010core.cc.html#L10'>EBX</a> to r/m32</span> +<span id="L420" class="LineNr">420 </span><span class="traceContains">+run: effective address is 0x60 (disp32)</span> +<span id="L421" class="LineNr">421 </span><span class="traceContains">+run: storing 0x00000011</span> +<span id="L422" class="LineNr">422 </span> +<span id="L423" class="LineNr">423 </span><span class="Delimiter">:(before "End Mod 0 Special-cases(addr)")</span> +<span id="L424" class="LineNr">424 </span><span class="Normal">case</span> <span class="Constant">5</span>: <span class="Comment">// exception: mod 0b00 rm 0b101 => incoming disp32</span> +<span id="L425" class="LineNr">425 </span> addr = <a href='010core.cc.html#L219'>imm32</a><span class="Delimiter">();</span> +<span id="L426" class="LineNr">426 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"effective address is 0x"</span> << std::hex << addr << <span class="Constant">" (disp32)"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L427" class="LineNr">427 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> +<span id="L428" class="LineNr">428 </span> +<span id="L429" class="LineNr">429 </span><span class="Comment">//:</span> +<span id="L430" class="LineNr">430 </span> +<span id="L431" class="LineNr">431 </span><span class="Delimiter">:(scenario add_r32_to_mem_at_r32_plus_disp8)</span> +<span id="L432" class="LineNr">432 </span><span class="Special">% Reg[3].i = 0x10; // source</span> +<span id="L433" class="LineNr">433 </span><span class="Special">% Reg[0].i = 0x5e; // dest</span> +<span id="L434" class="LineNr">434 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 1);</span> +<span id="L435" class="LineNr">435 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L436" class="LineNr">436 </span> <span class="PreProc">0</span><span class="Constant">1</span> <span class="Constant">58</span> <span class="PreProc">0</span><span class="Constant">2</span> <span class="Comment"># add EBX to *(EAX+2)</span> +<span id="L437" class="LineNr">437 </span><span class="Comment"># ModR/M in binary: 01 (indirect+disp8 mode) 011 (src EBX) 000 (dest EAX)</span> +<span id="L438" class="LineNr">438 </span><span class="traceContains">+run: add <a href='010core.cc.html#L10'>EBX</a> to r/m32</span> +<span id="L439" class="LineNr">439 </span><span class="traceContains">+run: effective address is initially 0x5e (EAX)</span> +<span id="L440" class="LineNr">440 </span><span class="traceContains">+run: effective address is 0x60 (after adding disp8)</span> +<span id="L441" class="LineNr">441 </span><span class="traceContains">+run: storing 0x00000011</span> +<span id="L442" class="LineNr">442 </span> +<span id="L443" class="LineNr">443 </span><span class="Delimiter">:(before "End Mod Special-cases(addr)")</span> +<span id="L444" class="LineNr">444 </span><span class="Normal">case</span> <span class="Constant">1</span>: <span class="Comment">// indirect + disp8 addressing</span> +<span id="L445" class="LineNr">445 </span> <span class="Normal">switch</span> <span class="Delimiter">(</span>rm<span class="Delimiter">)</span> <span class="Delimiter">{</span> +<span id="L446" class="LineNr">446 </span> <span class="Normal">default</span>: +<span id="L447" class="LineNr">447 </span> addr = Reg[rm]<span class="Delimiter">.</span>u<span class="Delimiter">;</span> +<span id="L448" class="LineNr">448 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"effective address is initially 0x"</span> << std::hex << addr << <span class="Constant">" ("</span> << <a href='010core.cc.html#L227'>rname</a><span class="Delimiter">(</span>rm<span class="Delimiter">)</span> << <span class="Constant">")"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L449" class="LineNr">449 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> +<span id="L450" class="LineNr">450 </span> <span class="Comment">// End Mod 1 Special-cases(addr)</span> +<span id="L451" class="LineNr">451 </span> <span class="Delimiter">}</span> +<span id="L452" class="LineNr">452 </span> <span class="Normal">if</span> <span class="Delimiter">(</span>addr > <span class="Constant">0</span><span class="Delimiter">)</span> <span class="Delimiter">{</span> +<span id="L453" class="LineNr">453 </span> addr += <span class="Normal">static_cast</span><<span class="Normal">int8_t</span>><span class="Delimiter">(</span><a href='010core.cc.html#L214'>next</a><span class="Delimiter">());</span> +<span id="L454" class="LineNr">454 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"effective address is 0x"</span> << std::hex << addr << <span class="Constant">" (after adding disp8)"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L455" class="LineNr">455 </span> <span class="Delimiter">}</span> +<span id="L456" class="LineNr">456 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> +<span id="L457" class="LineNr">457 </span> +<span id="L458" class="LineNr">458 </span><span class="Delimiter">:(scenario add_r32_to_mem_at_r32_plus_negative_disp8)</span> +<span id="L459" class="LineNr">459 </span><span class="Special">% Reg[3].i = 0x10; // source</span> +<span id="L460" class="LineNr">460 </span><span class="Special">% Reg[0].i = 0x61; // dest</span> +<span id="L461" class="LineNr">461 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 1);</span> +<span id="L462" class="LineNr">462 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L463" class="LineNr">463 </span> <span class="PreProc">0</span><span class="Constant">1</span> <span class="Constant">58</span> ff <span class="Comment"># add EBX to *(EAX-1)</span> +<span id="L464" class="LineNr">464 </span><span class="Comment"># ModR/M in binary: 01 (indirect+disp8 mode) 011 (src EBX) 000 (dest EAX)</span> +<span id="L465" class="LineNr">465 </span><span class="traceContains">+run: add <a href='010core.cc.html#L10'>EBX</a> to r/m32</span> +<span id="L466" class="LineNr">466 </span><span class="traceContains">+run: effective address is initially 0x61 (EAX)</span> +<span id="L467" class="LineNr">467 </span><span class="traceContains">+run: effective address is 0x60 (after adding disp8)</span> +<span id="L468" class="LineNr">468 </span><span class="traceContains">+run: storing 0x00000011</span> +<span id="L469" class="LineNr">469 </span> +<span id="L470" class="LineNr">470 </span><span class="Comment">//:</span> +<span id="L471" class="LineNr">471 </span> +<span id="L472" class="LineNr">472 </span><span class="Delimiter">:(scenario add_r32_to_mem_at_r32_plus_disp32)</span> +<span id="L473" class="LineNr">473 </span><span class="Special">% Reg[3].i = 0x10; // source</span> +<span id="L474" class="LineNr">474 </span><span class="Special">% Reg[0].i = 0x5e; // dest</span> +<span id="L475" class="LineNr">475 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 1);</span> +<span id="L476" class="LineNr">476 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L477" class="LineNr">477 </span> <span class="PreProc">0</span><span class="Constant">1</span> <span class="Constant">98</span> <span class="PreProc">0</span><span class="Constant">2</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="Comment"># add EBX to *(EAX+2)</span> +<span id="L478" class="LineNr">478 </span><span class="Comment"># ModR/M in binary: 10 (indirect+disp32 mode) 011 (src EBX) 000 (dest EAX)</span> +<span id="L479" class="LineNr">479 </span><span class="traceContains">+run: add <a href='010core.cc.html#L10'>EBX</a> to r/m32</span> +<span id="L480" class="LineNr">480 </span><span class="traceContains">+run: effective address is initially 0x5e (EAX)</span> +<span id="L481" class="LineNr">481 </span><span class="traceContains">+run: effective address is 0x60 (after adding disp32)</span> +<span id="L482" class="LineNr">482 </span><span class="traceContains">+run: storing 0x00000011</span> +<span id="L483" class="LineNr">483 </span> +<span id="L484" class="LineNr">484 </span><span class="Delimiter">:(before "End Mod Special-cases(addr)")</span> +<span id="L485" class="LineNr">485 </span><span class="Normal">case</span> <span class="Constant">2</span>: <span class="Comment">// indirect + disp32 addressing</span> +<span id="L486" class="LineNr">486 </span> <span class="Normal">switch</span> <span class="Delimiter">(</span>rm<span class="Delimiter">)</span> <span class="Delimiter">{</span> +<span id="L487" class="LineNr">487 </span> <span class="Normal">default</span>: +<span id="L488" class="LineNr">488 </span> addr = Reg[rm]<span class="Delimiter">.</span>u<span class="Delimiter">;</span> +<span id="L489" class="LineNr">489 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"effective address is initially 0x"</span> << std::hex << addr << <span class="Constant">" ("</span> << <a href='010core.cc.html#L227'>rname</a><span class="Delimiter">(</span>rm<span class="Delimiter">)</span> << <span class="Constant">")"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L490" class="LineNr">490 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> +<span id="L491" class="LineNr">491 </span> <span class="Comment">// End Mod 2 Special-cases(addr)</span> +<span id="L492" class="LineNr">492 </span> <span class="Delimiter">}</span> +<span id="L493" class="LineNr">493 </span> <span class="Normal">if</span> <span class="Delimiter">(</span>addr > <span class="Constant">0</span><span class="Delimiter">)</span> <span class="Delimiter">{</span> +<span id="L494" class="LineNr">494 </span> addr += <a href='010core.cc.html#L219'>imm32</a><span class="Delimiter">();</span> +<span id="L495" class="LineNr">495 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"effective address is 0x"</span> << std::hex << addr << <span class="Constant">" (after adding disp32)"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span> +<span id="L496" class="LineNr">496 </span> <span class="Delimiter">}</span> +<span id="L497" class="LineNr">497 </span> <span class="Identifier">break</span><span class="Delimiter">;</span> +<span id="L498" class="LineNr">498 </span> +<span id="L499" class="LineNr">499 </span><span class="Delimiter">:(scenario add_r32_to_mem_at_r32_plus_negative_disp32)</span> +<span id="L500" class="LineNr">500 </span><span class="Special">% Reg[3].i = 0x10; // source</span> +<span id="L501" class="LineNr">501 </span><span class="Special">% Reg[0].i = 0x61; // dest</span> +<span id="L502" class="LineNr">502 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 1);</span> +<span id="L503" class="LineNr">503 </span><span class="Comment"># op ModR/M SIB displacement immediate</span> +<span id="L504" class="LineNr">504 </span> <span class="PreProc">0</span><span class="Constant">1</span> <span class="Constant">98</span> ff ff ff ff <span class="Comment"># add EBX to *(EAX-1)</span> +<span id="L505" class="LineNr">505 </span><span class="Comment"># ModR/M in binary: 10 (indirect+disp32 mode) 011 (src EBX) 000 (dest EAX)</span> +<span id="L506" class="LineNr">506 </span><span class="traceContains">+run: add <a href='010core.cc.html#L10'>EBX</a> to r/m32</span> +<span id="L507" class="LineNr">507 </span><span class="traceContains">+run: effective address is initially 0x61 (EAX)</span> +<span id="L508" class="LineNr">508 </span><span class="traceContains">+run: effective address is 0x60 (after adding disp32)</span> +<span id="L509" class="LineNr">509 </span><span class="traceContains">+run: storing 0x00000011</span> </pre> </body> </html> |