


# x86 Opcode Structure and Instruction Overview

1st	2nd		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0	ADD							ES	ES	OR							CS	TWO BYTE		
1	ADC							PUSH SS	POP SS	SBB							PUSH DS	POP DS		
2	AND							ES	DAA	SUB							CS	DAS		
3	XOR							SEGMENT OVERRIDE SS	AAA	CMP							SEGMENT OVERRIDE DS	AAS		
4	INC									DEC										
5	PUSH									POP										
6	PUSHAD	POPAD	BOUND	ARPL	FS	GS	OPERAND SIZE	ADDRESS SIZE	PUSH	IMUL	PUSH	IMUL	INS	OUTS						
7	JO	JNO	JB	JNB	JE	JNE	JBE	JA	JS	JNS	JPE	JPO	JL	JGE	JLE	JG	Jcc			
8	ADD/ADC/AND/XOR OR/SBB/SUB/CMP				TEST		XCHG		MOV REG				MOV SREG	LEA	MOV SREG	POP				
9	NOP	XCHG EAX							CWD	CDQ	CALL	WAIT	PUSHFD	POPF	SAHF	LAHF				
A	MOV EAX			MOVS		CMPS		TEST		STOS		LODS		SCAS						
B	MOV																			
C	SHIFT IMM		RETN		LES		LDS		MOV IMM		ENTER		LEAVE		RETF		INT3	INT IMM	INTO	IRETD
D	SHIFT 1		SHIFT CL		AAM		AAD		SALC		XLAT		FPU							
E	LOOPNZ	LOOPZ	LOOP	JECXZ		IN IMM		OUT IMM		CALL	JMP	JMPF	JMP SHORT	IN DX		OUT DX				
F	LOCK EXCLUSIVE ACCESS	ICE BP	REPNE	REPE	HLT		CMC		TEST/NOT/NEG [i]MUL/[i]DIV		CLC	STC	CLI	STI	CLD	STD	INC DEC	INC/DEC CALL/JMP PUSH		

1 <sup>st</sup>	2 <sup>nd</sup>	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0		{L,S}JDT {L,S}STR VER{R,W}	{L,S}GDT {L,S}JDT {L,S}MSW	LAR	LSL			CLTS		INVD	WBINVD		UD2		NOP		
1		SSE{1,2,3}								Prefetch SSE1	HINT_NOP						
2		MOV CR/DR								SSE{1,2}							
3		WRMSR	RDTSC	RDMSR	RDPMC	SYSENTER	SYSEXIT		GETSEC SMX	MOVBE / THREE BYTE		THREE BYTE SSE4					
4		CMOV															
5		SSE{1,2}															
6		MMX, SSE2															
7		MMX, SSE{1,2,3}, VMX												MMX, SSE{2,3}			
8		JO	JNO	JB	JNB	JE	JNE	JBE	JA	JS	JNS	JPE	JPO	JL	JGE	JLE	JG
		Jcc SHORT															
9		SETO	SETNO	SETB	SETNB	SETE	SETNE	SETBE	SETA	SETS	SETNS	SETPE	SETPO	SETL	SETGE	SETLE	SETG
		SETcc															
A		PUSH FS	POP FS	CPUID	BT	SHLD				PUSH GS	POP GS	RSM	BTS	SHRD		*FENCE	IMUL
B		CMPXCHG	LSS	BTR	LFS	LGS	MOVZX		POPCNT	UD	BT BTS BTR BTC	BTC	BSF	BSR	MOVSX		
C		XADD	SSE{1,2}					CMPXCHG	BSWAP								
D		MMX, SSE{1,2,3}															
E		MMX, SSE{1,2}															
F		MMX, SSE{1,2,3}															

	Arithmetic & Logic		Prefix
	Memory		System & I/O
	Stack		No Operation (NOP) / Multiple Instructions / Extended Instruction Set
	Control Flow & Conditional		



Addressing Modes

mod	00	01	10	11
r/m	16bit	32bit	16bit	32bit
000	[BX+SI]	[EAX]	[BX+SI+disp8]	[EAX+disp16]
001	[BX+DI]	[ECX]	[BX+DI+disp8]	[ECX+disp16]
010	[BP+SI]	[EDX]	[BP+SI+disp8]	[EDX+disp16]
011	[BP+DI]	[EBX]	[BP+DI+disp8]	[EBX+disp16]
100	[SI]	[SIB]	[SI+disp8]	[SIB+disp16]
101	[DI]	[DIB]	[DI+disp8]	[DIB+disp16]
110	[ESI]	[ESI]	[ESI+disp8]	[ESI+disp16]
111	[EDI]	[EDI]	[EDI+disp8]	[EDI+disp16]

SIB Byte Structure

encoding	scale (2bit)	Index (3bit)	Base (3bit)
000	2 <sup>0</sup> =1	[EAX]	EAX
001	2 <sup>1</sup> =2	[ECX]	ECX
010	2 <sup>2</sup> =4	[EDX]	EDX
011	2 <sup>3</sup> =8	[EBX]	EBX
100	--	none	ESP
101	--	[EBP]	disp32 / disp16 + [EBP] / disp32 + [EBP]
110	--	[ESI]	ESI
111	--	[EDI]	EDI

SIB value = index \* scale + base