about summary refs log tree commit diff stats
diff options
context:
space:
mode:
authorKartik K. Agaram <vc@akkartik.com>2017-10-12 23:07:11 -0700
committerKartik K. Agaram <vc@akkartik.com>2017-10-12 23:17:46 -0700
commit159af423673c96a35947e85a788689d216f6e2fb (patch)
treeaf21c8738d0d3c5ba4b9dce50b67b61641096644
parent293dd258ff27405b451bc728366695f20e7286a8 (diff)
downloadmu-159af423673c96a35947e85a788689d216f6e2fb.tar.gz
4049
Instead of organizing layers by instruction, do so by addressing mode.
-rw-r--r--subx/011indirect_addressing.cc (renamed from subx/011add.cc)101
-rw-r--r--subx/012direct_addressing.cc10
-rw-r--r--subx/013immediate_addressing.cc89
3 files changed, 101 insertions, 99 deletions
diff --git a/subx/011add.cc b/subx/011indirect_addressing.cc
index 2f3c83ac..8800727e 100644
--- a/subx/011add.cc
+++ b/subx/011indirect_addressing.cc
@@ -1,4 +1,4 @@
-//:: register indirect addressing
+//: operating on memory at the address provided by some register
 
 :(scenario add_r32_to_mem_at_r32)
 % Reg[3].i = 0x10;
@@ -50,56 +50,6 @@ int32_t* effective_address(uint8_t modrm) {
   return result;
 }
 
-//:: register direct addressing
-
-:(scenario add_imm32_to_r32)
-% Reg[3].i = 1;
-# op  ModRM   SIB   displacement  immediate
-  81  c3                          0a 0b 0c 0d  # add 0x0d0c0b0a to EBX (reg 3)
-+run: combine imm32 0x0d0c0b0a with effective address
-+run: effective address is reg 3
-+run: subop add
-+run: storing 0x0d0c0b0b
-
-:(before "End Single-Byte Opcodes")
-case 0x81: {  // combine imm32 with r/m32
-  uint8_t modrm = next();
-  int32_t arg2 = imm32();
-  trace(2, "run") << "combine imm32 0x" << HEXWORD << arg2 << " with effective address" << end();
-  int32_t* arg1 = effective_address(modrm);
-  uint8_t subop = (modrm>>3)&0x7;  // middle 3 'reg opcode' bits
-  switch (subop) {
-  case 0:
-    trace(2, "run") << "subop add" << end();
-    BINARY_ARITHMETIC_OP(+, *arg1, arg2);
-    break;
-  // End Op 81 Subops
-  default:
-    cerr << "unrecognized sub-opcode after 81: " << NUM(subop) << '\n';
-    exit(1);
-  }
-  break;
-}
-
-:(before "End Mod Special-cases")
-case 3:
-  // mod 3 is just register direct addressing
-  trace(2, "run") << "effective address is reg " << NUM(rm) << end();
-  result = &Reg[rm].i;
-  break;
-
-//:: lots more tests
-
-:(scenario add_imm32_to_mem_at_r32)
-% Reg[3].i = 0x60;
-% Mem.at(0x60) = 1;
-# op  ModR/M  SIB   displacement  immediate
-  81  03                          0a 0b 0c 0d  # add 0x0d0c0b0a to *EBX (reg 3)
-+run: combine imm32 0x0d0c0b0a with effective address
-+run: effective address is mem at address 0x60 (reg 3)
-+run: subop add
-+run: storing 0x0d0c0b0b
-
 //:
 
 :(scenario add_mem_at_r32_to_r32)
@@ -122,54 +72,7 @@ case 0x03: {  // add r/m32 to r32
   break;
 }
 
-//:
-
-:(scenario sub_imm32_from_eax)
-% Reg[EAX].i = 0x0d0c0baa;
-# op  ModR/M  SIB   displacement  immediate
-  2d                              0a 0b 0c 0d  # subtract 0x0d0c0b0a from EAX (reg 0)
-+run: subtract imm32 0x0d0c0b0a from reg EAX
-+run: storing 0x000000a0
-
-:(before "End Single-Byte Opcodes")
-case 0x2d: {  // subtract imm32 from EAX
-  int32_t arg2 = imm32();
-  trace(2, "run") << "subtract imm32 0x" << HEXWORD << arg2 << " from reg EAX" << end();
-  BINARY_ARITHMETIC_OP(-, Reg[EAX].i, arg2);
-  break;
-}
-
-//:
-
-:(scenario sub_imm32_from_r32)
-% Reg[3].i = 10;
-# op  ModRM   SIB   displacement  immediate
-  81  eb                          01 00 00 00  # subtract 1 from EBX (reg 3)
-+run: combine imm32 0x00000001 with effective address
-+run: effective address is reg 3
-+run: subop subtract
-+run: storing 0x00000009
-
-:(before "End Op 81 Subops")
-case 5: {
-  trace(2, "run") << "subop subtract" << end();
-  BINARY_ARITHMETIC_OP(-, *arg1, arg2);
-  break;
-}
-
-//:
-
-:(scenario sub_imm32_from_mem_at_r32)
-% Reg[3].i = 0x60;
-% Mem.at(0x60) = 10;
-# op  ModRM   SIB   displacement  immediate
-  81  2b                          01 00 00 00  # subtract 1 from *EBX (reg 3)
-+run: combine imm32 0x00000001 with effective address
-+run: effective address is mem at address 0x60 (reg 3)
-+run: subop subtract
-+run: storing 0x00000009
-
-//:
+//:: subtract
 
 :(scenario sub_r32_from_mem_at_r32)
 % Reg[0].i = 0x60;
diff --git a/subx/012direct_addressing.cc b/subx/012direct_addressing.cc
new file mode 100644
index 00000000..d788904b
--- /dev/null
+++ b/subx/012direct_addressing.cc
@@ -0,0 +1,10 @@
+//: operating directly on a register
+
+:(before "End Mod Special-cases")
+case 3:
+  // mod 3 is just register direct addressing
+  trace(2, "run") << "effective address is reg " << NUM(rm) << end();
+  result = &Reg[rm].i;
+  break;
+
+//:: subtract
diff --git a/subx/013immediate_addressing.cc b/subx/013immediate_addressing.cc
new file mode 100644
index 00000000..25a362c2
--- /dev/null
+++ b/subx/013immediate_addressing.cc
@@ -0,0 +1,89 @@
+//: instructions that (immediately) contain an argument to act with
+
+:(scenario add_imm32_to_r32)
+% Reg[3].i = 1;
+# op  ModRM   SIB   displacement  immediate
+  81  c3                          0a 0b 0c 0d  # add 0x0d0c0b0a to EBX (reg 3)
++run: combine imm32 0x0d0c0b0a with effective address
++run: effective address is reg 3
++run: subop add
++run: storing 0x0d0c0b0b
+
+:(before "End Single-Byte Opcodes")
+case 0x81: {  // combine imm32 with r/m32
+  uint8_t modrm = next();
+  int32_t arg2 = imm32();
+  trace(2, "run") << "combine imm32 0x" << HEXWORD << arg2 << " with effective address" << end();
+  int32_t* arg1 = effective_address(modrm);
+  uint8_t subop = (modrm>>3)&0x7;  // middle 3 'reg opcode' bits
+  switch (subop) {
+  case 0:
+    trace(2, "run") << "subop add" << end();
+    BINARY_ARITHMETIC_OP(+, *arg1, arg2);
+    break;
+  // End Op 81 Subops
+  default:
+    cerr << "unrecognized sub-opcode after 81: " << NUM(subop) << '\n';
+    exit(1);
+  }
+  break;
+}
+
+//:
+
+:(scenario add_imm32_to_mem_at_r32)
+% Reg[3].i = 0x60;
+% Mem.at(0x60) = 1;
+# op  ModR/M  SIB   displacement  immediate
+  81  03                          0a 0b 0c 0d  # add 0x0d0c0b0a to *EBX (reg 3)
++run: combine imm32 0x0d0c0b0a with effective address
++run: effective address is mem at address 0x60 (reg 3)
++run: subop add
++run: storing 0x0d0c0b0b
+
+//:: subtract
+
+:(scenario sub_imm32_from_eax)
+% Reg[EAX].i = 0x0d0c0baa;
+# op  ModR/M  SIB   displacement  immediate
+  2d                              0a 0b 0c 0d  # subtract 0x0d0c0b0a from EAX (reg 0)
++run: subtract imm32 0x0d0c0b0a from reg EAX
++run: storing 0x000000a0
+
+:(before "End Single-Byte Opcodes")
+case 0x2d: {  // subtract imm32 from EAX
+  int32_t arg2 = imm32();
+  trace(2, "run") << "subtract imm32 0x" << HEXWORD << arg2 << " from reg EAX" << end();
+  BINARY_ARITHMETIC_OP(-, Reg[EAX].i, arg2);
+  break;
+}
+
+//:
+
+:(scenario sub_imm32_from_mem_at_r32)
+% Reg[3].i = 0x60;
+% Mem.at(0x60) = 10;
+# op  ModRM   SIB   displacement  immediate
+  81  2b                          01 00 00 00  # subtract 1 from *EBX (reg 3)
++run: combine imm32 0x00000001 with effective address
++run: effective address is mem at address 0x60 (reg 3)
++run: subop subtract
++run: storing 0x00000009
+
+//:
+
+:(scenario sub_imm32_from_r32)
+% Reg[3].i = 10;
+# op  ModRM   SIB   displacement  immediate
+  81  eb                          01 00 00 00  # subtract 1 from EBX (reg 3)
++run: combine imm32 0x00000001 with effective address
++run: effective address is reg 3
++run: subop subtract
++run: storing 0x00000009
+
+:(before "End Op 81 Subops")
+case 5: {
+  trace(2, "run") << "subop subtract" << end();
+  BINARY_ARITHMETIC_OP(-, *arg1, arg2);
+  break;
+}
#n509'>509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734