about summary refs log tree commit diff stats
diff options
context:
space:
mode:
-rw-r--r--subx/011direct_addressing.cc40
-rw-r--r--subx/012indirect_addressing.cc96
-rw-r--r--subx/013immediate_addressing.cc42
-rw-r--r--subx/014index_addressing.cc24
4 files changed, 101 insertions, 101 deletions
diff --git a/subx/011direct_addressing.cc b/subx/011direct_addressing.cc
index cf61fb82..66dbc43a 100644
--- a/subx/011direct_addressing.cc
+++ b/subx/011direct_addressing.cc
@@ -1,8 +1,8 @@
 //: operating directly on a register
 
 :(scenario add_r32_to_r32)
-% Reg[0].i = 0x10;
-% Reg[3].i = 1;
+% Reg[EAX].i = 0x10;
+% Reg[EBX].i = 1;
 # op  ModR/M  SIB   displacement  immediate
   01  d8                                      # add EBX to EAX
 # ModR/M in binary: 11 (direct mode) 011 (src EBX) 000 (dest EAX)
@@ -46,8 +46,8 @@ int32_t* effective_address(uint8_t modrm) {
 //:: subtract
 
 :(scenario subtract_r32_from_r32)
-% Reg[0].i = 10;
-% Reg[3].i = 1;
+% Reg[EAX].i = 10;
+% Reg[EBX].i = 1;
 # op  ModR/M  SIB   displacement  immediate
   29  d8                                      # subtract EBX from EAX
 # ModR/M in binary: 11 (direct mode) 011 (src EBX) 000 (dest EAX)
@@ -68,8 +68,8 @@ case 0x29: {  // subtract r32 from r/m32
 //:: and
 
 :(scenario and_r32_with_r32)
-% Reg[0].i = 0x0a0b0c0d;
-% Reg[3].i = 0x000000ff;
+% Reg[EAX].i = 0x0a0b0c0d;
+% Reg[EBX].i = 0x000000ff;
 # op  ModR/M  SIB   displacement  immediate
   21  d8                                      # and EBX with destination EAX
 # ModR/M in binary: 11 (direct mode) 011 (src EBX) 000 (dest EAX)
@@ -90,8 +90,8 @@ case 0x21: {  // and r32 with r/m32
 //:: or
 
 :(scenario or_r32_with_r32)
-% Reg[0].i = 0x0a0b0c0d;
-% Reg[3].i = 0xa0b0c0d0;
+% Reg[EAX].i = 0x0a0b0c0d;
+% Reg[EBX].i = 0xa0b0c0d0;
 # op  ModR/M  SIB   displacement  immediate
   09  d8                                      # or EBX with destination EAX
 # ModR/M in binary: 11 (direct mode) 011 (src EBX) 000 (dest EAX)
@@ -112,8 +112,8 @@ case 0x09: {  // or r32 with r/m32
 //:: xor
 
 :(scenario xor_r32_with_r32)
-% Reg[0].i = 0x0a0b0c0d;
-% Reg[3].i = 0xaabbc0d0;
+% Reg[EAX].i = 0x0a0b0c0d;
+% Reg[EBX].i = 0xaabbc0d0;
 # op  ModR/M  SIB   displacement  immediate
   31  d8                                      # xor EBX with destination EAX
 # ModR/M in binary: 11 (direct mode) 011 (src EBX) 000 (dest EAX)
@@ -134,7 +134,7 @@ case 0x31: {  // xor r32 with r/m32
 //:: not
 
 :(scenario not_r32)
-% Reg[3].i = 0x0f0f00ff;
+% Reg[EBX].i = 0x0f0f00ff;
 # op  ModR/M  SIB   displacement  immediate
   f7  c3                                      # not EBX
 # ModR/M in binary: 11 (direct mode) 000 (unused) 011 (dest EBX)
@@ -158,8 +158,8 @@ case 0xf7: {  // xor r32 with r/m32
 //:: compare (cmp)
 
 :(scenario compare_r32_with_r32_greater)
-% Reg[0].i = 0x0a0b0c0d;
-% Reg[3].i = 0x0a0b0c07;
+% Reg[EAX].i = 0x0a0b0c0d;
+% Reg[EBX].i = 0x0a0b0c07;
 # op  ModR/M  SIB   displacement  immediate
   39  d8                                      # compare EBX with EAX
 # ModR/M in binary: 11 (direct mode) 011 (src EBX) 000 (dest EAX)
@@ -184,8 +184,8 @@ case 0x39: {  // set SF if r/m32 < r32
 }
 
 :(scenario compare_r32_with_r32_lesser)
-% Reg[0].i = 0x0a0b0c07;
-% Reg[3].i = 0x0a0b0c0d;
+% Reg[EAX].i = 0x0a0b0c07;
+% Reg[EBX].i = 0x0a0b0c0d;
 # op  ModR/M  SIB   displacement  immediate
   39  d8                                      # compare EBX with EAX
 # ModR/M in binary: 11 (direct mode) 011 (src EBX) 000 (dest EAX)
@@ -194,8 +194,8 @@ case 0x39: {  // set SF if r/m32 < r32
 +run: SF=1; ZF=0; OF=0
 
 :(scenario compare_r32_with_r32_equal)
-% Reg[0].i = 0x0a0b0c0d;
-% Reg[3].i = 0x0a0b0c0d;
+% Reg[EAX].i = 0x0a0b0c0d;
+% Reg[EBX].i = 0x0a0b0c0d;
 # op  ModR/M  SIB   displacement  immediate
   39  d8                                      # compare EBX with EAX
 # ModR/M in binary: 11 (direct mode) 011 (src EBX) 000 (dest EAX)
@@ -206,7 +206,7 @@ case 0x39: {  // set SF if r/m32 < r32
 //:: copy (mov)
 
 :(scenario copy_r32_to_r32)
-% Reg[3].i = 0xaf;
+% Reg[EBX].i = 0xaf;
 # op  ModR/M  SIB   displacement  immediate
   89  d8                                      # copy EBX to EAX
 # ModR/M in binary: 11 (direct mode) 011 (src EBX) 000 (dest EAX)
@@ -228,8 +228,8 @@ case 0x89: {  // copy r32 to r/m32
 //:: xchg
 
 :(scenario xchg_r32_with_r32)
-% Reg[3].i = 0xaf;
-% Reg[0].i = 0x2e;
+% Reg[EBX].i = 0xaf;
+% Reg[EAX].i = 0x2e;
 # op  ModR/M  SIB   displacement  immediate
   87  d8                                      # exchange EBX with EAX
 # ModR/M in binary: 11 (direct mode) 011 (src EBX) 000 (dest EAX)
diff --git a/subx/012indirect_addressing.cc b/subx/012indirect_addressing.cc
index 304467f7..59147c2d 100644
--- a/subx/012indirect_addressing.cc
+++ b/subx/012indirect_addressing.cc
@@ -2,8 +2,8 @@
 //: we'll now start providing data in a separate segment
 
 :(scenario add_r32_to_mem_at_r32)
-% Reg[3].i = 0x10;
-% Reg[0].i = 0x60;
+% Reg[EBX].i = 0x10;
+% Reg[EAX].i = 0x60;
 == 0x01  # code segment
 # op  ModR/M  SIB   displacement  immediate
   01  18                                     # add EBX to *EAX
@@ -28,8 +28,8 @@ case 0:  // indirect addressing
 //:
 
 :(scenario add_mem_at_r32_to_r32)
-% Reg[0].i = 0x60;
-% Reg[3].i = 0x10;
+% Reg[EAX].i = 0x60;
+% Reg[EBX].i = 0x10;
 % write_mem_i32(0x60, 1);
 # op  ModR/M  SIB   displacement  immediate
   03  18                                      # add *EAX to EBX
@@ -51,9 +51,9 @@ case 0x03: {  // add r/m32 to r32
 //:: subtract
 
 :(scenario subtract_r32_from_mem_at_r32)
-% Reg[0].i = 0x60;
+% Reg[EAX].i = 0x60;
 % write_mem_i32(0x60, 10);
-% Reg[3].i = 1;
+% Reg[EBX].i = 1;
 # op  ModR/M  SIB   displacement  immediate
   29  18                                      # subtract EBX from *EAX
 # ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)
@@ -64,9 +64,9 @@ case 0x03: {  // add r/m32 to r32
 //:
 
 :(scenario subtract_mem_at_r32_from_r32)
-% Reg[0].i = 0x60;
+% Reg[EAX].i = 0x60;
 % write_mem_i32(0x60, 1);
-% Reg[3].i = 10;
+% Reg[EBX].i = 10;
 # op  ModR/M  SIB   displacement  immediate
   2b  18                                      # subtract *EAX from EBX
 # ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)
@@ -87,9 +87,9 @@ case 0x2b: {  // subtract r/m32 from r32
 //:: and
 
 :(scenario and_r32_with_mem_at_r32)
-% Reg[0].i = 0x60;
+% Reg[EAX].i = 0x60;
 % write_mem_i32(0x60, 0x0a0b0c0d);
-% Reg[3].i = 0xff;
+% Reg[EBX].i = 0xff;
 # op  ModR/M  SIB   displacement  immediate
   21  18                                      # and EBX with *EAX
 # ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)
@@ -100,9 +100,9 @@ case 0x2b: {  // subtract r/m32 from r32
 //:
 
 :(scenario and_mem_at_r32_with_r32)
-% Reg[0].i = 0x60;
+% Reg[EAX].i = 0x60;
 % write_mem_i32(0x60, 0x000000ff);
-% Reg[3].i = 0x0a0b0c0d;
+% Reg[EBX].i = 0x0a0b0c0d;
 # op  ModR/M  SIB   displacement  immediate
   23  18                                      # and *EAX with EBX
 # ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)
@@ -123,9 +123,9 @@ case 0x23: {  // and r/m32 with r32
 //:: or
 
 :(scenario or_r32_with_mem_at_r32)
-% Reg[0].i = 0x60;
+% Reg[EAX].i = 0x60;
 % write_mem_i32(0x60, 0x0a0b0c0d);
-% Reg[3].i = 0xa0b0c0d0;
+% Reg[EBX].i = 0xa0b0c0d0;
 # op  ModR/M  SIB   displacement  immediate
   09  18                                      # or EBX with *EAX
 # ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)
@@ -136,9 +136,9 @@ case 0x23: {  // and r/m32 with r32
 //:
 
 :(scenario or_mem_at_r32_with_r32)
-% Reg[0].i = 0x60;
+% Reg[EAX].i = 0x60;
 % write_mem_i32(0x60, 0x0a0b0c0d);
-% Reg[3].i = 0xa0b0c0d0;
+% Reg[EBX].i = 0xa0b0c0d0;
 # op  ModR/M  SIB   displacement  immediate
   0b  18                                      # or *EAX with EBX
 # ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)
@@ -159,9 +159,9 @@ case 0x0b: {  // or r/m32 with r32
 //:: xor
 
 :(scenario xor_r32_with_mem_at_r32)
-% Reg[0].i = 0x60;
+% Reg[EAX].i = 0x60;
 % write_mem_i32(0x60, 0xaabb0c0d);
-% Reg[3].i = 0xa0b0c0d0;
+% Reg[EBX].i = 0xa0b0c0d0;
 # op  ModR/M  SIB   displacement  immediate
   31  18                                      # xor EBX with *EAX
 # ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)
@@ -172,9 +172,9 @@ case 0x0b: {  // or r/m32 with r32
 //:
 
 :(scenario xor_mem_at_r32_with_r32)
-% Reg[0].i = 0x60;
+% Reg[EAX].i = 0x60;
 % write_mem_i32(0x60, 0x0a0b0c0d);
-% Reg[3].i = 0xa0b0c0d0;
+% Reg[EBX].i = 0xa0b0c0d0;
 # op  ModR/M  SIB   displacement  immediate
   33  18                                      # xor *EAX with EBX
 # ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)
@@ -195,7 +195,7 @@ case 0x33: {  // xor r/m32 with r32
 //:: not
 
 :(scenario not_r32_with_mem_at_r32)
-% Reg[3].i = 0x60;
+% Reg[EBX].i = 0x60;
 # word at 0x60 is 0x0f0f00ff
 % write_mem_i32(0x60, 0x0f0f00ff);
 # op  ModR/M  SIB   displacement  immediate
@@ -208,9 +208,9 @@ case 0x33: {  // xor r/m32 with r32
 //:: compare (cmp)
 
 :(scenario compare_mem_at_r32_with_r32_greater)
-% Reg[0].i = 0x60;
+% Reg[EAX].i = 0x60;
 % write_mem_i32(0x60, 0x0a0b0c0d);
-% Reg[3].i = 0x0a0b0c07;
+% Reg[EBX].i = 0x0a0b0c07;
 # op  ModR/M  SIB   displacement  immediate
   39  18                                      # compare EBX with *EAX
 # ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)
@@ -219,9 +219,9 @@ case 0x33: {  // xor r/m32 with r32
 +run: SF=0; ZF=0; OF=0
 
 :(scenario compare_mem_at_r32_with_r32_lesser)
-% Reg[0].i = 0x60;
+% Reg[EAX].i = 0x60;
 % write_mem_i32(0x60, 0x0a0b0c07);
-% Reg[3].i = 0x0a0b0c0d;
+% Reg[EBX].i = 0x0a0b0c0d;
 # op  ModR/M  SIB   displacement  immediate
   39  18                                      # compare EBX with *EAX
 # ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)
@@ -230,9 +230,9 @@ case 0x33: {  // xor r/m32 with r32
 +run: SF=1; ZF=0; OF=0
 
 :(scenario compare_mem_at_r32_with_r32_equal)
-% Reg[0].i = 0x60;
+% Reg[EAX].i = 0x60;
 % write_mem_i32(0x60, 0x0a0b0c0d);
-% Reg[3].i = 0x0a0b0c0d;
+% Reg[EBX].i = 0x0a0b0c0d;
 # op  ModR/M  SIB   displacement  immediate
   39  18                                      # compare EBX with *EAX
 # ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)
@@ -243,9 +243,9 @@ case 0x33: {  // xor r/m32 with r32
 //:
 
 :(scenario compare_r32_with_mem_at_r32_greater)
-% Reg[0].i = 0x60;
+% Reg[EAX].i = 0x60;
 % write_mem_i32(0x60, 0x0a0b0c07);
-% Reg[3].i = 0x0a0b0c0d;
+% Reg[EBX].i = 0x0a0b0c0d;
 # op  ModR/M  SIB   displacement  immediate
   3b  18                                      # compare *EAX with EBX
 # ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)
@@ -270,9 +270,9 @@ case 0x3b: {  // set SF if r32 < r/m32
 }
 
 :(scenario compare_r32_with_mem_at_r32_lesser)
-% Reg[0].i = 0x60;
+% Reg[EAX].i = 0x60;
 % write_mem_i32(0x60, 0x0a0b0c0d);
-% Reg[3].i = 0x0a0b0c07;
+% Reg[EBX].i = 0x0a0b0c07;
 # op  ModR/M  SIB   displacement  immediate
   3b  18                                      # compare *EAX with EBX
 # ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)
@@ -281,9 +281,9 @@ case 0x3b: {  // set SF if r32 < r/m32
 +run: SF=1; ZF=0; OF=0
 
 :(scenario compare_r32_with_mem_at_r32_equal)
-% Reg[0].i = 0x60;
+% Reg[EAX].i = 0x60;
 % write_mem_i32(0x60, 0x0a0b0c0d);
-% Reg[3].i = 0x0a0b0c0d;
+% Reg[EBX].i = 0x0a0b0c0d;
 # op  ModR/M  SIB   displacement  immediate
   3b  18                                      # compare *EAX with EBX
 # ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)
@@ -294,8 +294,8 @@ case 0x3b: {  // set SF if r32 < r/m32
 //:: copy (mov)
 
 :(scenario copy_r32_to_mem_at_r32)
-% Reg[3].i = 0xaf;
-% Reg[0].i = 0x60;
+% Reg[EBX].i = 0xaf;
+% Reg[EAX].i = 0x60;
 # op  ModR/M  SIB   displacement  immediate
   89  18                                      # copy EBX to *EAX
 # ModR/M in binary: 00 (indirect mode) 011 (src EAX) 000 (dest EAX)
@@ -306,7 +306,7 @@ case 0x3b: {  // set SF if r32 < r/m32
 //:
 
 :(scenario copy_mem_at_r32_to_r32)
-% Reg[0].i = 0x60;
+% Reg[EAX].i = 0x60;
 % write_mem_i32(0x60, 0x000000af);
 # op  ModR/M  SIB   displacement  immediate
   8b  18                                      # copy *EAX to EBX
@@ -329,7 +329,7 @@ case 0x8b: {  // copy r32 to r/m32
 //:: jump
 
 :(scenario jump_mem_at_r32)
-% Reg[0].i = 0x60;
+% Reg[EAX].i = 0x60;
 % write_mem_i32(0x60, 8);
 # op  ModR/M  SIB   displacement  immediate
   ff  20                                      # jump to *EAX
@@ -363,7 +363,7 @@ case 0xff: {
 //:: push
 
 :(scenario push_mem_at_r32)
-% Reg[0].i = 0x60;
+% Reg[EAX].i = 0x60;
 % write_mem_i32(0x60, 0x000000af);
 % Reg[ESP].u = 0x14;
 # op  ModR/M  SIB   displacement  immediate
@@ -385,7 +385,7 @@ case 6: {  // push r/m32 to stack
 //:: pop
 
 :(scenario pop_mem_at_r32)
-% Reg[0].i = 0x60;
+% Reg[EAX].i = 0x60;
 % Reg[ESP].u = 0x10;
 % write_mem_i32(0x10, 0x00000030);
 # op  ModR/M  SIB   displacement  immediate
@@ -414,7 +414,7 @@ case 0x8f: {  // pop stack into r/m32
 //:: special-case for loading address from disp32 rather than register
 
 :(scenario add_r32_to_mem_at_displacement)
-% Reg[3].i = 0x10;  // source
+% Reg[EBX].i = 0x10;  // source
 % write_mem_i32(0x60, 1);
 # op  ModR/M  SIB   displacement  immediate
   01  1d            60 00 00 00              # add EBX to *0x60
@@ -432,8 +432,8 @@ case 5:  // exception: mod 0b00 rm 0b101 => incoming disp32
 //:
 
 :(scenario add_r32_to_mem_at_r32_plus_disp8)
-% Reg[3].i = 0x10;  // source
-% Reg[0].i = 0x5e;  // dest
+% Reg[EBX].i = 0x10;  // source
+% Reg[EAX].i = 0x5e;  // dest
 % write_mem_i32(0x60, 1);
 # op  ModR/M  SIB   displacement  immediate
   01  58            02                       # add EBX to *(EAX+2)
@@ -459,8 +459,8 @@ case 1:  // indirect + disp8 addressing
   break;
 
 :(scenario add_r32_to_mem_at_r32_plus_negative_disp8)
-% Reg[3].i = 0x10;  // source
-% Reg[0].i = 0x61;  // dest
+% Reg[EBX].i = 0x10;  // source
+% Reg[EAX].i = 0x61;  // dest
 % write_mem_i32(0x60, 1);
 # op  ModR/M  SIB   displacement  immediate
   01  58            ff                       # add EBX to *(EAX-1)
@@ -473,8 +473,8 @@ case 1:  // indirect + disp8 addressing
 //:
 
 :(scenario add_r32_to_mem_at_r32_plus_disp32)
-% Reg[3].i = 0x10;  // source
-% Reg[0].i = 0x5e;  // dest
+% Reg[EBX].i = 0x10;  // source
+% Reg[EAX].i = 0x5e;  // dest
 % write_mem_i32(0x60, 1);
 # op  ModR/M  SIB   displacement  immediate
   01  98            02 00 00 00              # add EBX to *(EAX+2)
@@ -500,8 +500,8 @@ case 2:  // indirect + disp32 addressing
   break;
 
 :(scenario add_r32_to_mem_at_r32_plus_negative_disp32)
-% Reg[3].i = 0x10;  // source
-% Reg[0].i = 0x61;  // dest
+% Reg[EBX].i = 0x10;  // source
+% Reg[EAX].i = 0x61;  // dest
 % write_mem_i32(0x60, 1);
 # op  ModR/M  SIB   displacement  immediate
   01  98            ff ff ff ff              # add EBX to *(EAX-1)
diff --git a/subx/013immediate_addressing.cc b/subx/013immediate_addressing.cc
index 78510535..ceb998ef 100644
--- a/subx/013immediate_addressing.cc
+++ b/subx/013immediate_addressing.cc
@@ -1,7 +1,7 @@
 //: instructions that (immediately) contain an argument to act with
 
 :(scenario add_imm32_to_r32)
-% Reg[3].i = 1;
+% Reg[EBX].i = 1;
 # op  ModR/M  SIB   displacement  immediate
   81  c3                          0a 0b 0c 0d  # add 0x0d0c0b0a to EBX
 # ModR/M in binary: 11 (direct mode) 000 (add imm32) 011 (dest EBX)
@@ -33,7 +33,7 @@ case 0x81: {  // combine imm32 with r/m32
 //:
 
 :(scenario add_imm32_to_mem_at_r32)
-% Reg[3].i = 0x60;
+% Reg[EBX].i = 0x60;
 % write_mem_i32(0x60, 1);
 # op  ModR/M  SIB   displacement  immediate
   81  03                          0a 0b 0c 0d  # add 0x0d0c0b0a to *EBX
@@ -63,7 +63,7 @@ case 0x2d: {  // subtract imm32 from EAX
 //:
 
 :(scenario subtract_imm32_from_mem_at_r32)
-% Reg[3].i = 0x60;
+% Reg[EBX].i = 0x60;
 % write_mem_i32(0x60, 10);
 # op  ModR/M  SIB   displacement  immediate
   81  2b                          01 00 00 00  # subtract 1 from *EBX
@@ -83,7 +83,7 @@ case 5: {
 //:
 
 :(scenario subtract_imm32_from_r32)
-% Reg[3].i = 10;
+% Reg[EBX].i = 10;
 # op  ModR/M  SIB   displacement  immediate
   81  eb                          01 00 00 00  # subtract 1 from EBX
 # ModR/M in binary: 11 (direct mode) 101 (subtract imm32) 011 (dest EBX)
@@ -112,7 +112,7 @@ case 0x25: {  // and imm32 with EAX
 //:
 
 :(scenario and_imm32_with_mem_at_r32)
-% Reg[3].i = 0x60;
+% Reg[EBX].i = 0x60;
 % write_mem_i32(0x60, 0x000000ff);
 # op  ModR/M  SIB   displacement  immediate
   81  23                          0a 0b 0c 0d  # and 0x0d0c0b0a with *EBX
@@ -132,7 +132,7 @@ case 4: {
 //:
 
 :(scenario and_imm32_with_r32)
-% Reg[3].i = 0xff;
+% Reg[EBX].i = 0xff;
 # op  ModR/M  SIB   displacement  immediate
   81  e3                          0a 0b 0c 0d  # and 0x0d0c0b0a with EBX
 # ModR/M in binary: 11 (direct mode) 100 (and imm32) 011 (dest EBX)
@@ -161,7 +161,7 @@ case 0x0d: {  // or imm32 with EAX
 //:
 
 :(scenario or_imm32_with_mem_at_r32)
-% Reg[3].i = 0x60;
+% Reg[EBX].i = 0x60;
 % write_mem_i32(0x60, 0xd0c0b0a0);
 # op  ModR/M  SIB   displacement  immediate
   81  0b                          0a 0b 0c 0d  # or 0x0d0c0b0a with *EBX
@@ -179,7 +179,7 @@ case 1: {
 }
 
 :(scenario or_imm32_with_r32)
-% Reg[3].i = 0xd0c0b0a0;
+% Reg[EBX].i = 0xd0c0b0a0;
 # op  ModR/M  SIB   displacement  immediate
   81  cb                          0a 0b 0c 0d  # or 0x0d0c0b0a with EBX
 # ModR/M in binary: 11 (direct mode) 001 (or imm32) 011 (dest EBX)
@@ -208,7 +208,7 @@ case 0x35: {  // xor imm32 with EAX
 //:
 
 :(scenario xor_imm32_with_mem_at_r32)
-% Reg[3].i = 0x60;
+% Reg[EBX].i = 0x60;
 % write_mem_i32(0x60, 0xd0c0b0a0);
 # op  ModR/M  SIB   displacement  immediate
   81  33                          0a 0b 0c 0d  # xor 0x0d0c0b0a with *EBX
@@ -226,7 +226,7 @@ case 6: {
 }
 
 :(scenario xor_imm32_with_r32)
-% Reg[3].i = 0xd0c0b0a0;
+% Reg[EBX].i = 0xd0c0b0a0;
 # op  ModR/M  SIB   displacement  immediate
   81  f3                          0a 0b 0c 0d  # xor 0x0d0c0b0a with EBX
 # ModR/M in binary: 11 (direct mode) 110 (xor imm32) 011 (dest EBX)
@@ -238,7 +238,7 @@ case 6: {
 //:: compare (cmp)
 
 :(scenario compare_imm32_with_eax_greater)
-% Reg[0].i = 0x0d0c0b0a;
+% Reg[EAX].i = 0x0d0c0b0a;
 # op  ModR/M  SIB   displacement  immediate
   3d                              07 0b 0c 0d  # compare 0x0d0c0b07 with EAX
 +run: compare EAX and imm32 0x0d0c0b07
@@ -259,14 +259,14 @@ case 0x3d: {  // subtract imm32 from EAX
 }
 
 :(scenario compare_imm32_with_eax_lesser)
-% Reg[0].i = 0x0d0c0b07;
+% Reg[EAX].i = 0x0d0c0b07;
 # op  ModR/M  SIB   displacement  immediate
   3d                              0a 0b 0c 0d  # compare 0x0d0c0b0a with EAX
 +run: compare EAX and imm32 0x0d0c0b0a
 +run: SF=1; ZF=0; OF=0
 
 :(scenario compare_imm32_with_eax_equal)
-% Reg[0].i = 0x0d0c0b0a;
+% Reg[EAX].i = 0x0d0c0b0a;
 # op  ModR/M  SIB   displacement  immediate
   3d                              0a 0b 0c 0d  # compare 0x0d0c0b0a with EAX
 +run: compare EAX and imm32 0x0d0c0b0a
@@ -275,7 +275,7 @@ case 0x3d: {  // subtract imm32 from EAX
 //:
 
 :(scenario compare_imm32_with_r32_greater)
-% Reg[3].i = 0x0d0c0b0a;
+% Reg[EBX].i = 0x0d0c0b0a;
 # op  ModR/M  SIB   displacement  immediate
   81  fb                          07 0b 0c 0d  # compare 0x0d0c0b07 with EBX
 # ModR/M in binary: 11 (direct mode) 111 (compare imm32) 011 (dest EBX)
@@ -296,7 +296,7 @@ case 7: {
 }
 
 :(scenario compare_imm32_with_r32_lesser)
-% Reg[3].i = 0x0d0c0b07;
+% Reg[EBX].i = 0x0d0c0b07;
 # op  ModR/M  SIB   displacement  immediate
   81  fb                          0a 0b 0c 0d  # compare 0x0d0c0b0a with EBX
 # ModR/M in binary: 11 (direct mode) 111 (compare imm32) 011 (dest EBX)
@@ -305,7 +305,7 @@ case 7: {
 +run: SF=1; ZF=0; OF=0
 
 :(scenario compare_imm32_with_r32_equal)
-% Reg[3].i = 0x0d0c0b0a;
+% Reg[EBX].i = 0x0d0c0b0a;
 # op  ModR/M  SIB   displacement  immediate
   81  fb                          0a 0b 0c 0d  # compare 0x0d0c0b0a with EBX
 # ModR/M in binary: 11 (direct mode) 111 (compare imm32) 011 (dest EBX)
@@ -314,7 +314,7 @@ case 7: {
 +run: SF=0; ZF=1; OF=0
 
 :(scenario compare_imm32_with_mem_at_r32_greater)
-% Reg[3].i = 0x60;
+% Reg[EBX].i = 0x60;
 % write_mem_i32(0x60, 0x0d0c0b0a);
 # op  ModR/M  SIB   displacement  immediate
   81  3b                          07 0b 0c 0d  # compare 0x0d0c0b07 with *EBX
@@ -324,7 +324,7 @@ case 7: {
 +run: SF=0; ZF=0; OF=0
 
 :(scenario compare_imm32_with_mem_at_r32_lesser)
-% Reg[3].i = 0x60;
+% Reg[EBX].i = 0x60;
 % write_mem_i32(0x60, 0x0d0c0b07);
 # op  ModR/M  SIB   displacement  immediate
   81  3b                          0a 0b 0c 0d  # compare 0x0d0c0b0a with *EBX
@@ -334,8 +334,8 @@ case 7: {
 +run: SF=1; ZF=0; OF=0
 
 :(scenario compare_imm32_with_mem_at_r32_equal)
-% Reg[3].i = 0x0d0c0b0a;
-% Reg[3].i = 0x60;
+% Reg[EBX].i = 0x0d0c0b0a;
+% Reg[EBX].i = 0x60;
 % write_mem_i32(0x60, 0x0d0c0b0a);
 # op  ModR/M  SIB   displacement  immediate
   81  3b                          0a 0b 0c 0d  # compare 0x0d0c0b0a with *EBX
@@ -370,7 +370,7 @@ case 0xbf: {  // copy imm32 to r32
 //:
 
 :(scenario copy_imm32_to_mem_at_r32)
-% Reg[3].i = 0x60;
+% Reg[EBX].i = 0x60;
 # op  ModR/M  SIB   displacement  immediate
   c7  03                          0a 0b 0c 0d  # copy 0x0d0c0b0a to *EBX
 # ModR/M in binary: 00 (indirect mode) 000 (unused) 011 (dest EBX)
diff --git a/subx/014index_addressing.cc b/subx/014index_addressing.cc
index 6b07436f..fe80de13 100644
--- a/subx/014index_addressing.cc
+++ b/subx/014index_addressing.cc
@@ -1,8 +1,8 @@
 //: operating on memory at the address provided by some register plus optional scale and offset
 
 :(scenario add_r32_to_mem_at_r32_with_sib)
-% Reg[3].i = 0x10;
-% Reg[0].i = 0x60;
+% Reg[EBX].i = 0x10;
+% Reg[EAX].i = 0x60;
 % write_mem_i32(0x60, 1);
 # op  ModR/M  SIB   displacement  immediate
   01  1c      20                             # add EBX to *EAX
@@ -45,9 +45,9 @@ uint32_t effective_address_from_sib(uint8_t mod) {
 }
 
 :(scenario add_r32_to_mem_at_base_r32_index_r32)
-% Reg[3].i = 0x10;  // source
-% Reg[0].i = 0x5e;  // dest base
-% Reg[1].i = 0x2;  // dest index
+% Reg[EBX].i = 0x10;  // source
+% Reg[EAX].i = 0x5e;  // dest base
+% Reg[ECX].i = 0x2;  // dest index
 % write_mem_i32(0x60, 1);
 # op  ModR/M  SIB   displacement  immediate
   01  1c      08                             # add EBX to *(EAX+ECX)
@@ -59,7 +59,7 @@ uint32_t effective_address_from_sib(uint8_t mod) {
 +run: storing 0x00000011
 
 :(scenario add_r32_to_mem_at_displacement_using_sib)
-% Reg[3].i = 0x10;  // source
+% Reg[EBX].i = 0x10;  // source
 % write_mem_i32(0x60, 1);
 # op  ModR/M  SIB   displacement  immediate
   01  1c      25    60 00 00 00              # add EBX to *0x60
@@ -73,9 +73,9 @@ uint32_t effective_address_from_sib(uint8_t mod) {
 //:
 
 :(scenario add_r32_to_mem_at_base_r32_index_r32_plus_disp8)
-% Reg[3].i = 0x10;  // source
-% Reg[0].i = 0x59;  // dest base
-% Reg[1].i = 0x5;  // dest index
+% Reg[EBX].i = 0x10;  // source
+% Reg[EAX].i = 0x59;  // dest base
+% Reg[ECX].i = 0x5;  // dest index
 % write_mem_i32(0x60, 1);
 # op  ModR/M  SIB   displacement  immediate
   01  5c      08    02                       # add EBX to *(EAX+ECX+2)
@@ -95,9 +95,9 @@ case 4:  // exception: mod 0b01 rm 0b100 => incoming SIB (scale-index-base) byte
 //:
 
 :(scenario add_r32_to_mem_at_base_r32_index_r32_plus_disp32)
-% Reg[3].i = 0x10;  // source
-% Reg[0].i = 0x59;  // dest base
-% Reg[1].i = 0x5;  // dest index
+% Reg[EBX].i = 0x10;  // source
+% Reg[EAX].i = 0x59;  // dest base
+% Reg[ECX].i = 0x5;  // dest index
 % write_mem_i32(0x60, 1);
 # op  ModR/M  SIB   displacement  immediate
   01  9c      08    02 00 00 00              # add EBX to *(EAX+ECX+2)
/danisanti/profani-tty/blame/src/event/server_events.c?id=b64646979ea50a13d0c7ec0b1a46969f661569a8'>^
482eea4f ^




2b7894cc ^

482eea4f ^
41fe8c22 ^
d1c71e98 ^
41fe8c22 ^
da03617e ^

42fd1fb1 ^
8aba52f4 ^
42fd1fb1 ^

8e9bf083 ^
9b177a9e ^
51f033ae ^















d25d6b45 ^
cba17faf ^
42fd1fb1 ^

a90e109f ^
9b177a9e ^
358e9d6a ^

42fd1fb1 ^


8aba52f4 ^
42fd1fb1 ^


bee27f47 ^
42fd1fb1 ^

460a42c7 ^
055a5f71 ^
afbd2693 ^
a54518f2 ^
d25d6b45 ^
a54518f2 ^
71c2be59 ^
a54518f2 ^
a54518f2 ^


afbd2693 ^
a54518f2 ^
d25d6b45 ^
2e81a4ef ^



f247f367 ^
d25d6b45 ^
f247f367 ^
a54518f2 ^


afbd2693 ^
a54518f2 ^
7584ddaa ^
23ada0d3 ^


f247f367 ^
a54518f2 ^


afbd2693 ^

a54518f2 ^
e68784be ^

3705437a ^
e68784be ^
a54518f2 ^


5ff9fbd8 ^
a54518f2 ^
a54518f2 ^
d1c71e98 ^
a54518f2 ^


1f56c123 ^





41fe8c22 ^
5ff9fbd8 ^

f243e333 ^










41fe8c22 ^
5ff9fbd8 ^
f243e333 ^
1f56c123 ^
bdb1287a ^

1f56c123 ^
1f56c123 ^
6702bb97 ^
1f56c123 ^


6702bb97 ^
59382984 ^
1f56c123 ^
6702bb97 ^



1f56c123 ^

59382984 ^
b6e9a09c ^
6702bb97 ^
1f56c123 ^


6702bb97 ^

1f56c123 ^
0ae975c2 ^






1f56c123 ^

41fe8c22 ^
6702bb97 ^
41fe8c22 ^
6702bb97 ^


b6e9a09c ^



8ca3fe4e ^
41fe8c22 ^


a54518f2 ^


afbd2693 ^
9ba5a576 ^
41fe8c22 ^

8a397263 ^




41fe8c22 ^




67abfaa2 ^
8a397263 ^




41fe8c22 ^

8a397263 ^




41fe8c22 ^




9ba5a576 ^


6f537c38 ^
ca30ff39 ^
31016a21 ^






9b177a9e ^
6f537c38 ^








13a612cb ^
6f537c38 ^


56697996 ^

9b177a9e ^
4b90a535 ^
b266e4d0 ^
4b90a535 ^
55158767 ^
4b90a535 ^
af1124f2 ^
b266e4d0 ^
b4722632 ^
4b90a535 ^

af1124f2 ^
b266e4d0 ^
b4722632 ^
4b90a535 ^



9b177a9e ^
4b90a535 ^
b266e4d0 ^
4b90a535 ^



1484e94b ^
af1124f2 ^
b4722632 ^
4b90a535 ^
af1124f2 ^
4b90a535 ^
b266e4d0 ^
4b90a535 ^
b4722632 ^
4b90a535 ^




b266e4d0 ^
4b90a535 ^
af1124f2 ^
b266e4d0 ^
b4722632 ^
4b90a535 ^

56697996 ^
810ea322 ^
56697996 ^









9b177a9e ^

55158767 ^
b4722632 ^
8f1d3ab5 ^
56697996 ^
b266e4d0 ^
56697996 ^

b266e4d0 ^
56697996 ^
fbc30231 ^
56697996 ^




9b177a9e ^

b266e4d0 ^
fbc30231 ^
56697996 ^




9b177a9e ^

55158767 ^
b266e4d0 ^
56697996 ^
b266e4d0 ^
56697996 ^
fbc30231 ^
56697996 ^




9b177a9e ^

b266e4d0 ^
fbc30231 ^
56697996 ^

9daefe17 ^
a54518f2 ^


9b8c1d7d ^
6f537c38 ^








9b177a9e ^
6f537c38 ^







503fc9e3 ^
6f537c38 ^


efbf233c ^
78beccee ^
2efaa464 ^



40dcd597 ^
78beccee ^


8aba52f4 ^
a54518f2 ^
13f0166a ^
8f45f332 ^
13f0166a ^
c16871d1 ^
c16871d1 ^


8aba52f4 ^
c16871d1 ^
8f45f332 ^
13f0166a ^
c16871d1 ^



8aba52f4 ^
c16871d1 ^
8f45f332 ^
13f0166a ^
c16871d1 ^
a54518f2 ^


afbd2693 ^
a54518f2 ^
62c2febc ^









ae890287 ^
62c2febc ^



8f45f332 ^
13f0166a ^

a54518f2 ^
4bcd766d ^

afbd2693 ^
c16871d1 ^
8f45f332 ^
13f0166a ^

c16871d1 ^


8aba52f4 ^
4bcd766d ^



ea267e20 ^


4bcd766d ^
ea267e20 ^
4bcd766d ^


ea267e20 ^


4bcd766d ^

ea267e20 ^


4bcd766d ^







8aba52f4 ^
4bcd766d ^
5610f70b ^
4bcd766d ^
4dc90334 ^
759d9ccb ^
c16871d1 ^
4bcd766d ^
36331e49 ^
9b177a9e ^
4f35b114 ^




a713654f ^
4f35b114 ^
48ec7b3b ^
5e7d2f5f ^
4bcd766d ^


8ebc1d4a ^
4bcd766d ^
5610f70b ^
4bcd766d ^
a7a28506 ^
759d9ccb ^

a2c62117 ^
4bcd766d ^
36331e49 ^
9b177a9e ^
8ebc1d4a ^




48ec7b3b ^
5e7d2f5f ^
4bcd766d ^


afbd2693 ^
4bcd766d ^
d25d6b45 ^
d12534c5 ^
4bcd766d ^


afbd2693 ^
64521eb1 ^
d25d6b45 ^
d12534c5 ^



afbd2693 ^

d12534c5 ^





afbd2693 ^
d12534c5 ^


64521eb1 ^


afbd2693 ^
78a1556f ^





afbd2693 ^

4bcd766d ^
d25d6b45 ^
2af418fd ^

24f283e9 ^


2af418fd ^
7344d3b8 ^
150015fa ^







4dc48b4b ^
08c1e62e ^
4bcd766d ^


afbd2693 ^

d12534c5 ^

cc498110 ^



3ddef99d ^







4dc48b4b ^
08c1e62e ^
d12534c5 ^

78a1556f ^
afbd2693 ^

78a1556f ^

3a98bf31 ^



3ddef99d ^







4dc48b4b ^
08c1e62e ^
78a1556f ^
d12534c5 ^

afbd2693 ^

4e429fe7 ^

48ec7b3b ^
4e429fe7 ^


afbd2693 ^
bf185d99 ^
aa59cf98 ^



bf185d99 ^
4ba33cb1 ^

afbd2693 ^


ea511f8f ^
0e18b10b ^
6b6ed6a9 ^



0e18b10b ^
ea511f8f ^

d6a4af99 ^
6ed72d8a ^



ea511f8f ^


d6a4af99 ^




fac2b2cf ^
cba17faf ^





714faeb2 ^
fac2b2cf ^
6559263b ^






d6a4af99 ^

36157367 ^
8b4bb1c7 ^

74a2d460 ^
8b4bb1c7 ^
74a2d460 ^
36157367 ^

d6a4af99 ^
23ada0d3 ^

d6a4af99 ^


2e81a4ef ^
d6a4af99 ^
4dc90334 ^
2e81a4ef ^
d6a4af99 ^


ea511f8f ^


d6a4af99 ^
0592c7f9 ^


ea511f8f ^
ea511f8f ^
22a14e12 ^

6b6ed6a9 ^

22cd5b43 ^

fc049c9e ^

22cd5b43 ^
fc049c9e ^


22cd5b43 ^
fc049c9e ^


22cd5b43 ^
fc049c9e ^
6b6ed6a9 ^

0c24b53b ^
4dc48b4b ^
ea511f8f ^


afbd2693 ^


ea511f8f ^
77674beb ^








d8eb97ee ^

77674beb ^
ea511f8f ^
d8eb97ee ^

ea511f8f ^
77674beb ^
d8eb97ee ^

42643391 ^


db18ba8b ^
42643391 ^
d8eb97ee ^
292c9cf4 ^
4dc48b4b ^
08c1e62e ^
d8eb97ee ^

d6a4af99 ^
77674beb ^

d8eb97ee ^
d505a92d ^


d8eb97ee ^

150015fa ^
db18ba8b ^






150015fa ^

4dc48b4b ^
08c1e62e ^
d8eb97ee ^


77674beb ^
d8eb97ee ^

b3150ef8 ^


ea511f8f ^
d8eb97ee ^
4dc48b4b ^
77674beb ^

8b1d0bdc ^
cb587b07 ^

fc049c9e ^

cb587b07 ^
fc049c9e ^


cb587b07 ^
fc049c9e ^


cb587b07 ^
fc049c9e ^
77674beb ^
4dc48b4b ^
ea511f8f ^
08c1e62e ^

ca30ff39 ^
74151e64 ^

9302188a ^
74151e64 ^
4cbfb888 ^
9302188a ^
b88885aa ^

b88885aa ^
4cbfb888 ^

9302188a ^
4cbfb888 ^


74151e64 ^
0321adde ^
9302188a ^
74151e64 ^
fcfdc175 ^


9414ad26 ^




b88885aa ^

fcfdc175 ^




9414ad26 ^




74151e64 ^
9414ad26 ^
eac6b52e ^
9302188a ^
9414ad26 ^

b88885aa ^
fcfdc175 ^
9302188a ^
d96e68ea ^
d96e68ea ^
b88885aa ^

fcfdc175 ^



9414ad26 ^
fcfdc175 ^
9414ad26 ^


74151e64 ^
26d160ca ^

afbd2693 ^
26d160ca ^






99fc70bd ^








ac1164a3 ^





99fc70bd ^
ac1164a3 ^
26d160ca ^
ac1164a3 ^
99fc70bd ^
ac1164a3 ^
99fc70bd ^
ac1164a3 ^








075c108e ^
ac1164a3 ^


99fc70bd ^
ac1164a3 ^
99fc70bd ^
ac1164a3 ^
26d160ca ^

ac1164a3 ^
26d160ca ^
99fc70bd ^









26d160ca ^

99fc70bd ^


26d160ca ^

47a1a620 ^





















1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134