1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
|
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<title>Mu - subx/013immediate_addressing.cc</title>
<meta name="Generator" content="Vim/7.4">
<meta name="plugin-version" content="vim7.4_v2">
<meta name="syntax" content="cpp">
<meta name="settings" content="number_lines,use_css,pre_wrap,no_foldcolumn,expand_tabs,line_ids,prevent_copy=">
<meta name="colorscheme" content="minimal">
<style type="text/css">
<!--
pre { white-space: pre-wrap; font-family: monospace; color: #aaaaaa; background-color: #080808; }
body { font-size: 12pt; font-family: monospace; color: #aaaaaa; background-color: #080808; }
a { color:#eeeeee; text-decoration: none; }
a:hover { text-decoration: underline; }
* { font-size: 12pt; font-size: 1em; }
.Constant { color: #00a0a0; }
.Special { color: #c00000; }
.Conceal { color: #4e4e4e; }
.SalientComment { color: #00ffff; }
.Comment { color: #9090ff; }
.Comment a { color:#0000ee; text-decoration:underline; }
.Delimiter { color: #800080; }
.LineNr { color: #444444; }
.Identifier { color: #c0a020; }
.Normal { color: #aaaaaa; background-color: #080808; padding-bottom: 1px; }
.PreProc { color: #800080; }
.cSpecial { color: #008000; }
.traceContains { color: #008000; }
-->
</style>
<script type='text/javascript'>
<!--
/* function to open any folds containing a jumped-to line before jumping to it */
function JumpToLine()
{
var lineNum;
lineNum = window.location.hash;
lineNum = lineNum.substr(1); /* strip off '#' */
if (lineNum.indexOf('L') == -1) {
lineNum = 'L'+lineNum;
}
lineElem = document.getElementById(lineNum);
/* Always jump to new location even if the line was hidden inside a fold, or
* we corrected the raw number to a line ID.
*/
if (lineElem) {
lineElem.scrollIntoView(true);
}
return true;
}
if ('onhashchange' in window) {
window.onhashchange = JumpToLine;
}
-->
</script>
</head>
<body onload='JumpToLine();'>
<pre id='vimCodeElement'>
<span id="L1" class="LineNr"> 1 </span><span class="Comment">//: instructions that (immediately) contain an argument to act with</span>
<span id="L2" class="LineNr"> 2 </span>
<span id="L3" class="LineNr"> 3 </span><span class="Delimiter">:(scenario add_imm32_to_r32)</span>
<span id="L4" class="LineNr"> 4 </span><span class="Special">% Reg[3].i = 1;</span>
<span id="L5" class="LineNr"> 5 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L6" class="LineNr"> 6 </span> <span class="Constant">81</span> c3 0a 0b 0c 0d <span class="Comment"># add 0x0d0c0b0a to EBX (reg 3)</span>
<span id="L7" class="LineNr"> 7 </span><span class="traceContains">+run: combine <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a with effective address</span>
<span id="L8" class="LineNr"> 8 </span><span class="traceContains">+run: effective address is <a href='010core.cc.html#L15'>reg</a> 3</span>
<span id="L9" class="LineNr"> 9 </span><span class="traceContains">+run: subop add</span>
<span id="L10" class="LineNr"> 10 </span><span class="traceContains">+run: storing 0x0d0c0b0b</span>
<span id="L11" class="LineNr"> 11 </span>
<span id="L12" class="LineNr"> 12 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span>
<span id="L13" class="LineNr"> 13 </span><span class="Normal">case</span> <span class="Constant">0x81</span>: <span class="Delimiter">{</span> <span class="Comment">// combine imm32 with r/m32</span>
<span id="L14" class="LineNr"> 14 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L210'>next</a><span class="Delimiter">();</span>
<span id="L15" class="LineNr"> 15 </span> <span class="Normal">int32_t</span> arg2 = <a href='010core.cc.html#L215'>imm32</a><span class="Delimiter">();</span>
<span id="L16" class="LineNr"> 16 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"combine <a href='010core.cc.html#L215'>imm32</a> 0x"</span> << <a href='010core.cc.html#L226'>HEXWORD</a> << arg2 << <span class="Constant">" with effective address"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span>
<span id="L17" class="LineNr"> 17 </span> <span class="Normal">int32_t</span>* arg1 = <a href='011direct_addressing.cc.html#L26'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span>
<span id="L18" class="LineNr"> 18 </span> <span class="Normal">uint8_t</span> subop = <span class="Delimiter">(</span>modrm>><span class="Constant">3</span><span class="Delimiter">)</span>&<span class="Constant">0x7</span><span class="Delimiter">;</span> <span class="Comment">// middle 3 'reg opcode' bits</span>
<span id="L19" class="LineNr"> 19 </span> <span class="Normal">switch</span> <span class="Delimiter">(</span>subop<span class="Delimiter">)</span> <span class="Delimiter">{</span>
<span id="L20" class="LineNr"> 20 </span> <span class="Normal">case</span> <span class="Constant">0</span>:
<span id="L21" class="LineNr"> 21 </span> <span class="Conceal">¦</span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"subop add"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span>
<span id="L22" class="LineNr"> 22 </span> <span class="Conceal">¦</span> <a href='010core.cc.html#L41'>BINARY_ARITHMETIC_OP</a><span class="Delimiter">(</span>+<span class="Delimiter">,</span> *arg1<span class="Delimiter">,</span> arg2<span class="Delimiter">);</span>
<span id="L23" class="LineNr"> 23 </span> <span class="Conceal">¦</span> <span class="Identifier">break</span><span class="Delimiter">;</span>
<span id="L24" class="LineNr"> 24 </span> <span class="Comment">// End Op 81 Subops</span>
<span id="L25" class="LineNr"> 25 </span> <span class="Normal">default</span>:
<span id="L26" class="LineNr"> 26 </span> <span class="Conceal">¦</span> cerr << <span class="Constant">"unrecognized sub-opcode after 81: "</span> << <a href='010core.cc.html#L228'>NUM</a><span class="Delimiter">(</span>subop<span class="Delimiter">)</span> << <span class="cSpecial">'\n'</span><span class="Delimiter">;</span>
<span id="L27" class="LineNr"> 27 </span> <span class="Conceal">¦</span> exit<span class="Delimiter">(</span><span class="Constant">1</span><span class="Delimiter">);</span>
<span id="L28" class="LineNr"> 28 </span> <span class="Delimiter">}</span>
<span id="L29" class="LineNr"> 29 </span> <span class="Identifier">break</span><span class="Delimiter">;</span>
<span id="L30" class="LineNr"> 30 </span><span class="Delimiter">}</span>
<span id="L31" class="LineNr"> 31 </span>
<span id="L32" class="LineNr"> 32 </span><span class="Comment">//:</span>
<span id="L33" class="LineNr"> 33 </span>
<span id="L34" class="LineNr"> 34 </span><span class="Delimiter">:(scenario add_imm32_to_mem_at_r32)</span>
<span id="L35" class="LineNr"> 35 </span><span class="Special">% Reg[3].i = 0x60;</span>
<span id="L36" class="LineNr"> 36 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 1);</span>
<span id="L37" class="LineNr"> 37 </span><span class="Comment"># op ModR/M SIB displacement immediate</span>
<span id="L38" class="LineNr"> 38 </span> <span class="Constant">81</span> <span class="PreProc">0</span><span class="Constant">3</span> 0a 0b 0c 0d <span class="Comment"># add 0x0d0c0b0a to *EBX (reg 3)</span>
<span id="L39" class="LineNr"> 39 </span><span class="traceContains">+run: combine <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a with effective address</span>
<span id="L40" class="LineNr"> 40 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 3)</span>
<span id="L41" class="LineNr"> 41 </span><span class="traceContains">+run: subop add</span>
<span id="L42" class="LineNr"> 42 </span><span class="traceContains">+run: storing 0x0d0c0b0b</span>
<span id="L43" class="LineNr"> 43 </span>
<span id="L44" class="LineNr"> 44 </span><span class="SalientComment">//:: subtract</span>
<span id="L45" class="LineNr"> 45 </span>
<span id="L46" class="LineNr"> 46 </span><span class="Delimiter">:(scenario subtract_imm32_from_eax)</span>
<span id="L47" class="LineNr"> 47 </span><span class="Special">% Reg[EAX].i = 0x0d0c0baa;</span>
<span id="L48" class="LineNr"> 48 </span><span class="Comment"># op ModR/M SIB displacement immediate</span>
<span id="L49" class="LineNr"> 49 </span> 2d 0a 0b 0c 0d <span class="Comment"># subtract 0x0d0c0b0a from EAX (reg 0)</span>
<span id="L50" class="LineNr"> 50 </span><span class="traceContains">+run: subtract <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a from <a href='010core.cc.html#L15'>reg</a> <a href='010core.cc.html#L5'>EAX</a></span>
<span id="L51" class="LineNr"> 51 </span><span class="traceContains">+run: storing 0x000000a0</span>
<span id="L52" class="LineNr"> 52 </span>
<span id="L53" class="LineNr"> 53 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span>
<span id="L54" class="LineNr"> 54 </span><span class="Normal">case</span> <span class="Constant">0x2d</span>: <span class="Delimiter">{</span> <span class="Comment">// subtract imm32 from EAX</span>
<span id="L55" class="LineNr"> 55 </span> <span class="Normal">int32_t</span> arg2 = <a href='010core.cc.html#L215'>imm32</a><span class="Delimiter">();</span>
<span id="L56" class="LineNr"> 56 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"subtract <a href='010core.cc.html#L215'>imm32</a> 0x"</span> << <a href='010core.cc.html#L226'>HEXWORD</a> << arg2 << <span class="Constant">" from <a href='010core.cc.html#L15'>reg</a> EAX"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span>
<span id="L57" class="LineNr"> 57 </span> <a href='010core.cc.html#L41'>BINARY_ARITHMETIC_OP</a><span class="Delimiter">(</span>-<span class="Delimiter">,</span> Reg[EAX]<span class="Delimiter">.</span><a href='010core.cc.html#L16'>i</a><span class="Delimiter">,</span> arg2<span class="Delimiter">);</span>
<span id="L58" class="LineNr"> 58 </span> <span class="Identifier">break</span><span class="Delimiter">;</span>
<span id="L59" class="LineNr"> 59 </span><span class="Delimiter">}</span>
<span id="L60" class="LineNr"> 60 </span>
<span id="L61" class="LineNr"> 61 </span><span class="Comment">//:</span>
<span id="L62" class="LineNr"> 62 </span>
<span id="L63" class="LineNr"> 63 </span><span class="Delimiter">:(scenario subtract_imm32_from_mem_at_r32)</span>
<span id="L64" class="LineNr"> 64 </span><span class="Special">% Reg[3].i = 0x60;</span>
<span id="L65" class="LineNr"> 65 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 10);</span>
<span id="L66" class="LineNr"> 66 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L67" class="LineNr"> 67 </span> <span class="Constant">81</span> 2b <span class="PreProc">0</span><span class="Constant">1</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="Comment"># subtract 1 from *EBX (reg 3)</span>
<span id="L68" class="LineNr"> 68 </span><span class="traceContains">+run: combine <a href='010core.cc.html#L215'>imm32</a> 0x00000001 with effective address</span>
<span id="L69" class="LineNr"> 69 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 3)</span>
<span id="L70" class="LineNr"> 70 </span><span class="traceContains">+run: subop subtract</span>
<span id="L71" class="LineNr"> 71 </span><span class="traceContains">+run: storing 0x00000009</span>
<span id="L72" class="LineNr"> 72 </span>
<span id="L73" class="LineNr"> 73 </span><span class="Comment">//:</span>
<span id="L74" class="LineNr"> 74 </span>
<span id="L75" class="LineNr"> 75 </span><span class="Delimiter">:(scenario subtract_imm32_from_r32)</span>
<span id="L76" class="LineNr"> 76 </span><span class="Special">% Reg[3].i = 10;</span>
<span id="L77" class="LineNr"> 77 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L78" class="LineNr"> 78 </span> <span class="Constant">81</span> eb <span class="PreProc">0</span><span class="Constant">1</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="PreProc">0</span><span class="Constant">0</span> <span class="Comment"># subtract 1 from EBX (reg 3)</span>
<span id="L79" class="LineNr"> 79 </span><span class="traceContains">+run: combine <a href='010core.cc.html#L215'>imm32</a> 0x00000001 with effective address</span>
<span id="L80" class="LineNr"> 80 </span><span class="traceContains">+run: effective address is <a href='010core.cc.html#L15'>reg</a> 3</span>
<span id="L81" class="LineNr"> 81 </span><span class="traceContains">+run: subop subtract</span>
<span id="L82" class="LineNr"> 82 </span><span class="traceContains">+run: storing 0x00000009</span>
<span id="L83" class="LineNr"> 83 </span>
<span id="L84" class="LineNr"> 84 </span><span class="Delimiter">:(before "End Op 81 Subops")</span>
<span id="L85" class="LineNr"> 85 </span><span class="Normal">case</span> <span class="Constant">5</span>: <span class="Delimiter">{</span>
<span id="L86" class="LineNr"> 86 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"subop subtract"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span>
<span id="L87" class="LineNr"> 87 </span> <a href='010core.cc.html#L41'>BINARY_ARITHMETIC_OP</a><span class="Delimiter">(</span>-<span class="Delimiter">,</span> *arg1<span class="Delimiter">,</span> arg2<span class="Delimiter">);</span>
<span id="L88" class="LineNr"> 88 </span> <span class="Identifier">break</span><span class="Delimiter">;</span>
<span id="L89" class="LineNr"> 89 </span><span class="Delimiter">}</span>
<span id="L90" class="LineNr"> 90 </span>
<span id="L91" class="LineNr"> 91 </span><span class="SalientComment">//:: and</span>
<span id="L92" class="LineNr"> 92 </span>
<span id="L93" class="LineNr"> 93 </span><span class="Delimiter">:(scenario and_imm32_with_eax)</span>
<span id="L94" class="LineNr"> 94 </span><span class="Special">% Reg[EAX].i = 0xff;</span>
<span id="L95" class="LineNr"> 95 </span><span class="Comment"># op ModR/M SIB displacement immediate</span>
<span id="L96" class="LineNr"> 96 </span> <span class="Constant">25</span> 0a 0b 0c 0d <span class="Comment"># and 0x0d0c0b0a with EAX (reg 0)</span>
<span id="L97" class="LineNr"> 97 </span><span class="traceContains">+run: and <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a with <a href='010core.cc.html#L15'>reg</a> <a href='010core.cc.html#L5'>EAX</a></span>
<span id="L98" class="LineNr"> 98 </span><span class="traceContains">+run: storing 0x0000000a</span>
<span id="L99" class="LineNr"> 99 </span>
<span id="L100" class="LineNr">100 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span>
<span id="L101" class="LineNr">101 </span><span class="Normal">case</span> <span class="Constant">0x25</span>: <span class="Delimiter">{</span> <span class="Comment">// and imm32 with EAX</span>
<span id="L102" class="LineNr">102 </span> <span class="Normal">int32_t</span> arg2 = <a href='010core.cc.html#L215'>imm32</a><span class="Delimiter">();</span>
<span id="L103" class="LineNr">103 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"and <a href='010core.cc.html#L215'>imm32</a> 0x"</span> << <a href='010core.cc.html#L226'>HEXWORD</a> << arg2 << <span class="Constant">" with <a href='010core.cc.html#L15'>reg</a> EAX"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span>
<span id="L104" class="LineNr">104 </span> <a href='010core.cc.html#L53'>BINARY_BITWISE_OP</a><span class="Delimiter">(</span>&<span class="Delimiter">,</span> Reg[EAX]<span class="Delimiter">.</span><a href='010core.cc.html#L16'>i</a><span class="Delimiter">,</span> arg2<span class="Delimiter">);</span>
<span id="L105" class="LineNr">105 </span> <span class="Identifier">break</span><span class="Delimiter">;</span>
<span id="L106" class="LineNr">106 </span><span class="Delimiter">}</span>
<span id="L107" class="LineNr">107 </span>
<span id="L108" class="LineNr">108 </span><span class="Comment">//:</span>
<span id="L109" class="LineNr">109 </span>
<span id="L110" class="LineNr">110 </span><span class="Delimiter">:(scenario and_imm32_with_mem_at_r32)</span>
<span id="L111" class="LineNr">111 </span><span class="Special">% Reg[3].i = 0x60;</span>
<span id="L112" class="LineNr">112 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x000000ff);</span>
<span id="L113" class="LineNr">113 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L114" class="LineNr">114 </span> <span class="Constant">81</span> <span class="Constant">23</span> 0a 0b 0c 0d <span class="Comment"># and 0x0d0c0b0a with *EBX (reg 3)</span>
<span id="L115" class="LineNr">115 </span><span class="traceContains">+run: combine <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a with effective address</span>
<span id="L116" class="LineNr">116 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 3)</span>
<span id="L117" class="LineNr">117 </span><span class="traceContains">+run: subop and</span>
<span id="L118" class="LineNr">118 </span><span class="traceContains">+run: storing 0x0000000a</span>
<span id="L119" class="LineNr">119 </span>
<span id="L120" class="LineNr">120 </span><span class="Comment">//:</span>
<span id="L121" class="LineNr">121 </span>
<span id="L122" class="LineNr">122 </span><span class="Delimiter">:(scenario and_imm32_with_r32)</span>
<span id="L123" class="LineNr">123 </span><span class="Special">% Reg[3].i = 0xff;</span>
<span id="L124" class="LineNr">124 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L125" class="LineNr">125 </span> <span class="Constant">81</span> e3 0a 0b 0c 0d <span class="Comment"># and 0x0d0c0b0a with EBX (reg 3)</span>
<span id="L126" class="LineNr">126 </span><span class="traceContains">+run: combine <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a with effective address</span>
<span id="L127" class="LineNr">127 </span><span class="traceContains">+run: effective address is <a href='010core.cc.html#L15'>reg</a> 3</span>
<span id="L128" class="LineNr">128 </span><span class="traceContains">+run: subop and</span>
<span id="L129" class="LineNr">129 </span><span class="traceContains">+run: storing 0x0000000a</span>
<span id="L130" class="LineNr">130 </span>
<span id="L131" class="LineNr">131 </span><span class="Delimiter">:(before "End Op 81 Subops")</span>
<span id="L132" class="LineNr">132 </span><span class="Normal">case</span> <span class="Constant">4</span>: <span class="Delimiter">{</span>
<span id="L133" class="LineNr">133 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"subop and"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span>
<span id="L134" class="LineNr">134 </span> <a href='010core.cc.html#L53'>BINARY_BITWISE_OP</a><span class="Delimiter">(</span>&<span class="Delimiter">,</span> *arg1<span class="Delimiter">,</span> arg2<span class="Delimiter">);</span>
<span id="L135" class="LineNr">135 </span> <span class="Identifier">break</span><span class="Delimiter">;</span>
<span id="L136" class="LineNr">136 </span><span class="Delimiter">}</span>
<span id="L137" class="LineNr">137 </span>
<span id="L138" class="LineNr">138 </span><span class="SalientComment">//:: or</span>
<span id="L139" class="LineNr">139 </span>
<span id="L140" class="LineNr">140 </span><span class="Delimiter">:(scenario or_imm32_with_eax)</span>
<span id="L141" class="LineNr">141 </span><span class="Special">% Reg[EAX].i = 0xd0c0b0a0;</span>
<span id="L142" class="LineNr">142 </span><span class="Comment"># op ModR/M SIB displacement immediate</span>
<span id="L143" class="LineNr">143 </span> 0d 0a 0b 0c 0d <span class="Comment"># or 0x0d0c0b0a with EAX (reg 0)</span>
<span id="L144" class="LineNr">144 </span><span class="traceContains">+run: or <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a with <a href='010core.cc.html#L15'>reg</a> <a href='010core.cc.html#L5'>EAX</a></span>
<span id="L145" class="LineNr">145 </span><span class="traceContains">+run: storing 0xddccbbaa</span>
<span id="L146" class="LineNr">146 </span>
<span id="L147" class="LineNr">147 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span>
<span id="L148" class="LineNr">148 </span><span class="Normal">case</span> <span class="Constant">0x0d</span>: <span class="Delimiter">{</span> <span class="Comment">// or imm32 with EAX</span>
<span id="L149" class="LineNr">149 </span> <span class="Normal">int32_t</span> arg2 = <a href='010core.cc.html#L215'>imm32</a><span class="Delimiter">();</span>
<span id="L150" class="LineNr">150 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"or <a href='010core.cc.html#L215'>imm32</a> 0x"</span> << <a href='010core.cc.html#L226'>HEXWORD</a> << arg2 << <span class="Constant">" with <a href='010core.cc.html#L15'>reg</a> EAX"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span>
<span id="L151" class="LineNr">151 </span> <a href='010core.cc.html#L53'>BINARY_BITWISE_OP</a><span class="Delimiter">(</span>|<span class="Delimiter">,</span> Reg[EAX]<span class="Delimiter">.</span><a href='010core.cc.html#L16'>i</a><span class="Delimiter">,</span> arg2<span class="Delimiter">);</span>
<span id="L152" class="LineNr">152 </span> <span class="Identifier">break</span><span class="Delimiter">;</span>
<span id="L153" class="LineNr">153 </span><span class="Delimiter">}</span>
<span id="L154" class="LineNr">154 </span>
<span id="L155" class="LineNr">155 </span><span class="Comment">//:</span>
<span id="L156" class="LineNr">156 </span>
<span id="L157" class="LineNr">157 </span><span class="Delimiter">:(scenario or_imm32_with_mem_at_r32)</span>
<span id="L158" class="LineNr">158 </span><span class="Special">% Reg[3].i = 0x60;</span>
<span id="L159" class="LineNr">159 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0xd0c0b0a0);</span>
<span id="L160" class="LineNr">160 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L161" class="LineNr">161 </span> <span class="Constant">81</span> 0b 0a 0b 0c 0d <span class="Comment"># or 0x0d0c0b0a with *EBX (reg 3)</span>
<span id="L162" class="LineNr">162 </span><span class="traceContains">+run: combine <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a with effective address</span>
<span id="L163" class="LineNr">163 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 3)</span>
<span id="L164" class="LineNr">164 </span><span class="traceContains">+run: subop or</span>
<span id="L165" class="LineNr">165 </span><span class="traceContains">+run: storing 0xddccbbaa</span>
<span id="L166" class="LineNr">166 </span>
<span id="L167" class="LineNr">167 </span><span class="Comment">//:</span>
<span id="L168" class="LineNr">168 </span>
<span id="L169" class="LineNr">169 </span><span class="Delimiter">:(scenario or_imm32_with_r32)</span>
<span id="L170" class="LineNr">170 </span><span class="Special">% Reg[3].i = 0xd0c0b0a0;</span>
<span id="L171" class="LineNr">171 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L172" class="LineNr">172 </span> <span class="Constant">81</span> cb 0a 0b 0c 0d <span class="Comment"># or 0x0d0c0b0a with EBX (reg 3)</span>
<span id="L173" class="LineNr">173 </span><span class="traceContains">+run: combine <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a with effective address</span>
<span id="L174" class="LineNr">174 </span><span class="traceContains">+run: effective address is <a href='010core.cc.html#L15'>reg</a> 3</span>
<span id="L175" class="LineNr">175 </span><span class="traceContains">+run: subop or</span>
<span id="L176" class="LineNr">176 </span><span class="traceContains">+run: storing 0xddccbbaa</span>
<span id="L177" class="LineNr">177 </span>
<span id="L178" class="LineNr">178 </span><span class="Delimiter">:(before "End Op 81 Subops")</span>
<span id="L179" class="LineNr">179 </span><span class="Normal">case</span> <span class="Constant">1</span>: <span class="Delimiter">{</span>
<span id="L180" class="LineNr">180 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"subop or"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span>
<span id="L181" class="LineNr">181 </span> <a href='010core.cc.html#L53'>BINARY_BITWISE_OP</a><span class="Delimiter">(</span>|<span class="Delimiter">,</span> *arg1<span class="Delimiter">,</span> arg2<span class="Delimiter">);</span>
<span id="L182" class="LineNr">182 </span> <span class="Identifier">break</span><span class="Delimiter">;</span>
<span id="L183" class="LineNr">183 </span><span class="Delimiter">}</span>
<span id="L184" class="LineNr">184 </span>
<span id="L185" class="LineNr">185 </span><span class="SalientComment">//:: xor</span>
<span id="L186" class="LineNr">186 </span>
<span id="L187" class="LineNr">187 </span><span class="Delimiter">:(scenario xor_imm32_with_eax)</span>
<span id="L188" class="LineNr">188 </span><span class="Special">% Reg[EAX].i = 0xddccb0a0;</span>
<span id="L189" class="LineNr">189 </span><span class="Comment"># op ModR/M SIB displacement immediate</span>
<span id="L190" class="LineNr">190 </span> <span class="Constant">35</span> 0a 0b 0c 0d <span class="Comment"># xor 0x0d0c0b0a with EAX (reg 0)</span>
<span id="L191" class="LineNr">191 </span><span class="traceContains">+run: xor <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a with <a href='010core.cc.html#L15'>reg</a> <a href='010core.cc.html#L5'>EAX</a></span>
<span id="L192" class="LineNr">192 </span><span class="traceContains">+run: storing 0xd0c0bbaa</span>
<span id="L193" class="LineNr">193 </span>
<span id="L194" class="LineNr">194 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span>
<span id="L195" class="LineNr">195 </span><span class="Normal">case</span> <span class="Constant">0x35</span>: <span class="Delimiter">{</span> <span class="Comment">// xor imm32 with EAX</span>
<span id="L196" class="LineNr">196 </span> <span class="Normal">int32_t</span> arg2 = <a href='010core.cc.html#L215'>imm32</a><span class="Delimiter">();</span>
<span id="L197" class="LineNr">197 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"xor <a href='010core.cc.html#L215'>imm32</a> 0x"</span> << <a href='010core.cc.html#L226'>HEXWORD</a> << arg2 << <span class="Constant">" with <a href='010core.cc.html#L15'>reg</a> EAX"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span>
<span id="L198" class="LineNr">198 </span> <a href='010core.cc.html#L53'>BINARY_BITWISE_OP</a><span class="Delimiter">(</span>^<span class="Delimiter">,</span> Reg[EAX]<span class="Delimiter">.</span><a href='010core.cc.html#L16'>i</a><span class="Delimiter">,</span> arg2<span class="Delimiter">);</span>
<span id="L199" class="LineNr">199 </span> <span class="Identifier">break</span><span class="Delimiter">;</span>
<span id="L200" class="LineNr">200 </span><span class="Delimiter">}</span>
<span id="L201" class="LineNr">201 </span>
<span id="L202" class="LineNr">202 </span><span class="Comment">//:</span>
<span id="L203" class="LineNr">203 </span>
<span id="L204" class="LineNr">204 </span><span class="Delimiter">:(scenario xor_imm32_with_mem_at_r32)</span>
<span id="L205" class="LineNr">205 </span><span class="Special">% Reg[3].i = 0x60;</span>
<span id="L206" class="LineNr">206 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0xd0c0b0a0);</span>
<span id="L207" class="LineNr">207 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L208" class="LineNr">208 </span> <span class="Constant">81</span> <span class="Constant">33</span> 0a 0b 0c 0d <span class="Comment"># xor 0x0d0c0b0a with *EBX (reg 3)</span>
<span id="L209" class="LineNr">209 </span><span class="traceContains">+run: combine <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a with effective address</span>
<span id="L210" class="LineNr">210 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 3)</span>
<span id="L211" class="LineNr">211 </span><span class="traceContains">+run: subop xor</span>
<span id="L212" class="LineNr">212 </span><span class="traceContains">+run: storing 0xddccbbaa</span>
<span id="L213" class="LineNr">213 </span>
<span id="L214" class="LineNr">214 </span><span class="Comment">//:</span>
<span id="L215" class="LineNr">215 </span>
<span id="L216" class="LineNr">216 </span><span class="Delimiter">:(scenario xor_imm32_with_r32)</span>
<span id="L217" class="LineNr">217 </span><span class="Special">% Reg[3].i = 0xd0c0b0a0;</span>
<span id="L218" class="LineNr">218 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L219" class="LineNr">219 </span> <span class="Constant">81</span> f3 0a 0b 0c 0d <span class="Comment"># xor 0x0d0c0b0a with EBX (reg 3)</span>
<span id="L220" class="LineNr">220 </span><span class="traceContains">+run: combine <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a with effective address</span>
<span id="L221" class="LineNr">221 </span><span class="traceContains">+run: effective address is <a href='010core.cc.html#L15'>reg</a> 3</span>
<span id="L222" class="LineNr">222 </span><span class="traceContains">+run: subop xor</span>
<span id="L223" class="LineNr">223 </span><span class="traceContains">+run: storing 0xddccbbaa</span>
<span id="L224" class="LineNr">224 </span>
<span id="L225" class="LineNr">225 </span><span class="Delimiter">:(before "End Op 81 Subops")</span>
<span id="L226" class="LineNr">226 </span><span class="Normal">case</span> <span class="Constant">6</span>: <span class="Delimiter">{</span>
<span id="L227" class="LineNr">227 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"subop xor"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span>
<span id="L228" class="LineNr">228 </span> <a href='010core.cc.html#L53'>BINARY_BITWISE_OP</a><span class="Delimiter">(</span>^<span class="Delimiter">,</span> *arg1<span class="Delimiter">,</span> arg2<span class="Delimiter">);</span>
<span id="L229" class="LineNr">229 </span> <span class="Identifier">break</span><span class="Delimiter">;</span>
<span id="L230" class="LineNr">230 </span><span class="Delimiter">}</span>
<span id="L231" class="LineNr">231 </span>
<span id="L232" class="LineNr">232 </span><span class="SalientComment">//:: compare (cmp)</span>
<span id="L233" class="LineNr">233 </span>
<span id="L234" class="LineNr">234 </span><span class="Delimiter">:(scenario compare_imm32_with_eax_greater)</span>
<span id="L235" class="LineNr">235 </span><span class="Special">% Reg[0].i = 0x0d0c0b0a;</span>
<span id="L236" class="LineNr">236 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L237" class="LineNr">237 </span> 3d <span class="PreProc">0</span><span class="Constant">7</span> 0b 0c 0d <span class="Comment"># compare 0x0d0c0b07 with EAX (reg 0)</span>
<span id="L238" class="LineNr">238 </span><span class="traceContains">+run: compare <a href='010core.cc.html#L15'>reg</a> <a href='010core.cc.html#L5'>EAX</a> and <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b07</span>
<span id="L239" class="LineNr">239 </span><span class="traceContains">+run: SF=0; ZF=0; OF=0</span>
<span id="L240" class="LineNr">240 </span>
<span id="L241" class="LineNr">241 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span>
<span id="L242" class="LineNr">242 </span><span class="Normal">case</span> <span class="Constant">0x3d</span>: <span class="Delimiter">{</span> <span class="Comment">// subtract imm32 from EAX</span>
<span id="L243" class="LineNr">243 </span> <span class="Normal">int32_t</span> arg1 = Reg[EAX]<span class="Delimiter">.</span><a href='010core.cc.html#L16'>i</a><span class="Delimiter">;</span>
<span id="L244" class="LineNr">244 </span> <span class="Normal">int32_t</span> arg2 = <a href='010core.cc.html#L215'>imm32</a><span class="Delimiter">();</span>
<span id="L245" class="LineNr">245 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"compare <a href='010core.cc.html#L15'>reg</a> <a href='010core.cc.html#L5'>EAX</a> and <a href='010core.cc.html#L215'>imm32</a> 0x"</span> << <a href='010core.cc.html#L226'>HEXWORD</a> << arg2 << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span>
<span id="L246" class="LineNr">246 </span> <span class="Normal">int32_t</span> tmp1 = arg1 - arg2<span class="Delimiter">;</span>
<span id="L247" class="LineNr">247 </span> SF = <span class="Delimiter">(</span>tmp1 < <span class="Constant">0</span><span class="Delimiter">);</span>
<span id="L248" class="LineNr">248 </span> <a href='010core.cc.html#L30'>ZF</a> = <span class="Delimiter">(</span>tmp1 == <span class="Constant">0</span><span class="Delimiter">);</span>
<span id="L249" class="LineNr">249 </span> <span class="Normal">int64_t</span> tmp2 = arg1 - arg2<span class="Delimiter">;</span>
<span id="L250" class="LineNr">250 </span> <a href='010core.cc.html#L31'>OF</a> = <span class="Delimiter">(</span>tmp1 != tmp2<span class="Delimiter">);</span>
<span id="L251" class="LineNr">251 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"SF="</span> << SF << <span class="Constant">"; ZF="</span> << <a href='010core.cc.html#L30'>ZF</a> << <span class="Constant">"; OF="</span> << <a href='010core.cc.html#L31'>OF</a> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span>
<span id="L252" class="LineNr">252 </span> <span class="Identifier">break</span><span class="Delimiter">;</span>
<span id="L253" class="LineNr">253 </span><span class="Delimiter">}</span>
<span id="L254" class="LineNr">254 </span>
<span id="L255" class="LineNr">255 </span><span class="Delimiter">:(scenario compare_imm32_with_eax_lesser)</span>
<span id="L256" class="LineNr">256 </span><span class="Special">% Reg[0].i = 0x0d0c0b07;</span>
<span id="L257" class="LineNr">257 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L258" class="LineNr">258 </span> 3d 0a 0b 0c 0d <span class="Comment"># compare 0x0d0c0b0a with EAX (reg 0)</span>
<span id="L259" class="LineNr">259 </span><span class="traceContains">+run: compare <a href='010core.cc.html#L15'>reg</a> <a href='010core.cc.html#L5'>EAX</a> and <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a</span>
<span id="L260" class="LineNr">260 </span><span class="traceContains">+run: SF=1; ZF=0; OF=0</span>
<span id="L261" class="LineNr">261 </span>
<span id="L262" class="LineNr">262 </span><span class="Delimiter">:(scenario compare_imm32_with_eax_equal)</span>
<span id="L263" class="LineNr">263 </span><span class="Special">% Reg[0].i = 0x0d0c0b0a;</span>
<span id="L264" class="LineNr">264 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L265" class="LineNr">265 </span> 3d 0a 0b 0c 0d <span class="Comment"># compare 0x0d0c0b0a with EAX (reg 0)</span>
<span id="L266" class="LineNr">266 </span><span class="traceContains">+run: compare <a href='010core.cc.html#L15'>reg</a> <a href='010core.cc.html#L5'>EAX</a> and <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a</span>
<span id="L267" class="LineNr">267 </span><span class="traceContains">+run: SF=0; ZF=1; OF=0</span>
<span id="L268" class="LineNr">268 </span>
<span id="L269" class="LineNr">269 </span><span class="Comment">//:</span>
<span id="L270" class="LineNr">270 </span>
<span id="L271" class="LineNr">271 </span><span class="Delimiter">:(scenario compare_imm32_with_r32_greater)</span>
<span id="L272" class="LineNr">272 </span><span class="Special">% Reg[3].i = 0x0d0c0b0a;</span>
<span id="L273" class="LineNr">273 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L274" class="LineNr">274 </span> <span class="Constant">81</span> fb <span class="PreProc">0</span><span class="Constant">7</span> 0b 0c 0d <span class="Comment"># compare 0x0d0c0b07 with EBX (reg 3)</span>
<span id="L275" class="LineNr">275 </span><span class="traceContains">+run: combine <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b07 with effective address</span>
<span id="L276" class="LineNr">276 </span><span class="traceContains">+run: effective address is <a href='010core.cc.html#L15'>reg</a> 3</span>
<span id="L277" class="LineNr">277 </span><span class="traceContains">+run: SF=0; ZF=0; OF=0</span>
<span id="L278" class="LineNr">278 </span>
<span id="L279" class="LineNr">279 </span><span class="Delimiter">:(before "End Op 81 Subops")</span>
<span id="L280" class="LineNr">280 </span><span class="Normal">case</span> <span class="Constant">7</span>: <span class="Delimiter">{</span>
<span id="L281" class="LineNr">281 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"subop compare"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span>
<span id="L282" class="LineNr">282 </span> <span class="Normal">int32_t</span> tmp1 = *arg1 - arg2<span class="Delimiter">;</span>
<span id="L283" class="LineNr">283 </span> SF = <span class="Delimiter">(</span>tmp1 < <span class="Constant">0</span><span class="Delimiter">);</span>
<span id="L284" class="LineNr">284 </span> <a href='010core.cc.html#L30'>ZF</a> = <span class="Delimiter">(</span>tmp1 == <span class="Constant">0</span><span class="Delimiter">);</span>
<span id="L285" class="LineNr">285 </span> <span class="Normal">int64_t</span> tmp2 = *arg1 - arg2<span class="Delimiter">;</span>
<span id="L286" class="LineNr">286 </span> <a href='010core.cc.html#L31'>OF</a> = <span class="Delimiter">(</span>tmp1 != tmp2<span class="Delimiter">);</span>
<span id="L287" class="LineNr">287 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"SF="</span> << SF << <span class="Constant">"; ZF="</span> << <a href='010core.cc.html#L30'>ZF</a> << <span class="Constant">"; OF="</span> << <a href='010core.cc.html#L31'>OF</a> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span>
<span id="L288" class="LineNr">288 </span> <span class="Identifier">break</span><span class="Delimiter">;</span>
<span id="L289" class="LineNr">289 </span><span class="Delimiter">}</span>
<span id="L290" class="LineNr">290 </span>
<span id="L291" class="LineNr">291 </span><span class="Delimiter">:(scenario compare_imm32_with_r32_lesser)</span>
<span id="L292" class="LineNr">292 </span><span class="Special">% Reg[3].i = 0x0d0c0b07;</span>
<span id="L293" class="LineNr">293 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L294" class="LineNr">294 </span> <span class="Constant">81</span> fb 0a 0b 0c 0d <span class="Comment"># compare 0x0d0c0b0a with EBX (reg 3)</span>
<span id="L295" class="LineNr">295 </span><span class="traceContains">+run: combine <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a with effective address</span>
<span id="L296" class="LineNr">296 </span><span class="traceContains">+run: effective address is <a href='010core.cc.html#L15'>reg</a> 3</span>
<span id="L297" class="LineNr">297 </span><span class="traceContains">+run: SF=1; ZF=0; OF=0</span>
<span id="L298" class="LineNr">298 </span>
<span id="L299" class="LineNr">299 </span><span class="Delimiter">:(scenario compare_imm32_with_r32_equal)</span>
<span id="L300" class="LineNr">300 </span><span class="Special">% Reg[3].i = 0x0d0c0b0a;</span>
<span id="L301" class="LineNr">301 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L302" class="LineNr">302 </span> <span class="Constant">81</span> fb 0a 0b 0c 0d <span class="Comment"># compare 0x0d0c0b0a with EBX (reg 3)</span>
<span id="L303" class="LineNr">303 </span><span class="traceContains">+run: combine <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a with effective address</span>
<span id="L304" class="LineNr">304 </span><span class="traceContains">+run: effective address is <a href='010core.cc.html#L15'>reg</a> 3</span>
<span id="L305" class="LineNr">305 </span><span class="traceContains">+run: SF=0; ZF=1; OF=0</span>
<span id="L306" class="LineNr">306 </span>
<span id="L307" class="LineNr">307 </span><span class="Delimiter">:(scenario compare_imm32_with_mem_at_r32_greater)</span>
<span id="L308" class="LineNr">308 </span><span class="Special">% Reg[3].i = 0x60;</span>
<span id="L309" class="LineNr">309 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0d0c0b0a);</span>
<span id="L310" class="LineNr">310 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L311" class="LineNr">311 </span> <span class="Constant">81</span> 3b <span class="PreProc">0</span><span class="Constant">7</span> 0b 0c 0d <span class="Comment"># compare 0x0d0c0b07 with *EBX (reg 3)</span>
<span id="L312" class="LineNr">312 </span><span class="traceContains">+run: combine <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b07 with effective address</span>
<span id="L313" class="LineNr">313 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 3)</span>
<span id="L314" class="LineNr">314 </span><span class="traceContains">+run: SF=0; ZF=0; OF=0</span>
<span id="L315" class="LineNr">315 </span>
<span id="L316" class="LineNr">316 </span><span class="Delimiter">:(scenario compare_imm32_with_mem_at_r32_lesser)</span>
<span id="L317" class="LineNr">317 </span><span class="Special">% Reg[3].i = 0x60;</span>
<span id="L318" class="LineNr">318 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0d0c0b07);</span>
<span id="L319" class="LineNr">319 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L320" class="LineNr">320 </span> <span class="Constant">81</span> 3b 0a 0b 0c 0d <span class="Comment"># compare 0x0d0c0b0a with *EBX (reg 3)</span>
<span id="L321" class="LineNr">321 </span><span class="traceContains">+run: combine <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a with effective address</span>
<span id="L322" class="LineNr">322 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 3)</span>
<span id="L323" class="LineNr">323 </span><span class="traceContains">+run: SF=1; ZF=0; OF=0</span>
<span id="L324" class="LineNr">324 </span>
<span id="L325" class="LineNr">325 </span><span class="Delimiter">:(scenario compare_imm32_with_mem_at_r32_equal)</span>
<span id="L326" class="LineNr">326 </span><span class="Special">% Reg[3].i = 0x0d0c0b0a;</span>
<span id="L327" class="LineNr">327 </span><span class="Special">% Reg[3].i = 0x60;</span>
<span id="L328" class="LineNr">328 </span><span class="Special">% SET_WORD_IN_MEM(0x60, 0x0d0c0b0a);</span>
<span id="L329" class="LineNr">329 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L330" class="LineNr">330 </span> <span class="Constant">81</span> 3b 0a 0b 0c 0d <span class="Comment"># compare 0x0d0c0b0a with *EBX (reg 3)</span>
<span id="L331" class="LineNr">331 </span><span class="traceContains">+run: combine <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a with effective address</span>
<span id="L332" class="LineNr">332 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 3)</span>
<span id="L333" class="LineNr">333 </span><span class="traceContains">+run: SF=0; ZF=1; OF=0</span>
<span id="L334" class="LineNr">334 </span>
<span id="L335" class="LineNr">335 </span><span class="SalientComment">//:: copy (mov)</span>
<span id="L336" class="LineNr">336 </span>
<span id="L337" class="LineNr">337 </span><span class="Delimiter">:(scenario copy_imm32_to_r32)</span>
<span id="L338" class="LineNr">338 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L339" class="LineNr">339 </span> b8 <span class="PreProc">0</span><span class="Constant">3</span> 0a 0b 0c 0d <span class="Comment"># copy 0x0d0c0b0a to EBX (reg 3)</span>
<span id="L340" class="LineNr">340 </span><span class="traceContains">+run: copy <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a to <a href='010core.cc.html#L15'>reg</a> 3</span>
<span id="L341" class="LineNr">341 </span>
<span id="L342" class="LineNr">342 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span>
<span id="L343" class="LineNr">343 </span><span class="Normal">case</span> <span class="Constant">0xb8</span>: <span class="Delimiter">{</span> <span class="Comment">// copy imm32 to r32</span>
<span id="L344" class="LineNr">344 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L210'>next</a><span class="Delimiter">();</span>
<span id="L345" class="LineNr">345 </span> <span class="Normal">int32_t</span> arg2 = <a href='010core.cc.html#L215'>imm32</a><span class="Delimiter">();</span>
<span id="L346" class="LineNr">346 </span> <span class="Normal">uint8_t</span> reg1 = modrm&<span class="Constant">0x7</span><span class="Delimiter">;</span> <span class="Comment">// ignore mod bits</span>
<span id="L347" class="LineNr">347 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"copy <a href='010core.cc.html#L215'>imm32</a> 0x"</span> << <a href='010core.cc.html#L226'>HEXWORD</a> << arg2 << <span class="Constant">" to <a href='010core.cc.html#L15'>reg</a> "</span> << <a href='010core.cc.html#L228'>NUM</a><span class="Delimiter">(</span>reg1<span class="Delimiter">)</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span>
<span id="L348" class="LineNr">348 </span> Reg[reg1]<span class="Delimiter">.</span><a href='010core.cc.html#L16'>i</a> = arg2<span class="Delimiter">;</span>
<span id="L349" class="LineNr">349 </span> <span class="Identifier">break</span><span class="Delimiter">;</span>
<span id="L350" class="LineNr">350 </span><span class="Delimiter">}</span>
<span id="L351" class="LineNr">351 </span>
<span id="L352" class="LineNr">352 </span><span class="Comment">//:</span>
<span id="L353" class="LineNr">353 </span><span class="Delimiter">:(scenario copy_imm32_to_mem_at_r32)</span>
<span id="L354" class="LineNr">354 </span><span class="Special">% Reg[3].i = 0x60;</span>
<span id="L355" class="LineNr">355 </span><span class="Comment"># op ModRM SIB displacement immediate</span>
<span id="L356" class="LineNr">356 </span> c7 <span class="PreProc">0</span><span class="Constant">3</span> 0a 0b 0c 0d <span class="Comment"># copy 0x0d0c0b0a to *EBX (reg 3)</span>
<span id="L357" class="LineNr">357 </span><span class="traceContains">+run: copy <a href='010core.cc.html#L215'>imm32</a> 0x0d0c0b0a to effective address</span>
<span id="L358" class="LineNr">358 </span><span class="traceContains">+run: effective address is mem at address 0x60 (reg 3)</span>
<span id="L359" class="LineNr">359 </span>
<span id="L360" class="LineNr">360 </span><span class="Delimiter">:(before "End Single-Byte Opcodes")</span>
<span id="L361" class="LineNr">361 </span><span class="Normal">case</span> <span class="Constant">0xc7</span>: <span class="Delimiter">{</span> <span class="Comment">// copy imm32 to r32</span>
<span id="L362" class="LineNr">362 </span> <span class="Normal">uint8_t</span> modrm = <a href='010core.cc.html#L210'>next</a><span class="Delimiter">();</span>
<span id="L363" class="LineNr">363 </span> <span class="Normal">int32_t</span> arg2 = <a href='010core.cc.html#L215'>imm32</a><span class="Delimiter">();</span>
<span id="L364" class="LineNr">364 </span> <a href='003trace.cc.html#L160'>trace</a><span class="Delimiter">(</span><span class="Constant">2</span><span class="Delimiter">,</span> <span class="Constant">"run"</span><span class="Delimiter">)</span> << <span class="Constant">"copy <a href='010core.cc.html#L215'>imm32</a> 0x"</span> << <a href='010core.cc.html#L226'>HEXWORD</a> << arg2 << <span class="Constant">" to effective address"</span> << <a href='003trace.cc.html#L184'>end</a><span class="Delimiter">();</span>
<span id="L365" class="LineNr">365 </span> <span class="Normal">int32_t</span>* arg1 = <a href='011direct_addressing.cc.html#L26'>effective_address</a><span class="Delimiter">(</span>modrm<span class="Delimiter">);</span>
<span id="L366" class="LineNr">366 </span> *arg1 = arg2<span class="Delimiter">;</span>
<span id="L367" class="LineNr">367 </span> <span class="Identifier">break</span><span class="Delimiter">;</span>
<span id="L368" class="LineNr">368 </span><span class="Delimiter">}</span>
</pre>
</body>
</html>
<!-- vim: set foldmethod=manual : -->
|