summary refs log tree commit diff stats
path: root/test/all_tests.py
blob: 7cfc855f7787a1621a558a83d0a99d5aebb70935 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
#!/usr/bin/env python
# Copyright (C) 2009, 2010  Roman Zimbelmann <romanz@lavabit.com>
#
# This program is free software: you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation, either version 3 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program.  If not, see <http://www.gnu.org/licenses/>.

"""
Run all the tests inside this directory as a test suite.
Usage: ./all_tests.py [verbosity]
"""

import os
import sys
import unittest

if __name__ == '__main__':
	verbosity = int(sys.argv[1]) if len(sys.argv) > 1 else 1
	tests     = (fname[:-3] for fname in os.listdir(sys.path[0]) \
	             if fname[:3] == 'tc_' and fname[-3:] == '.py')
	suite     = unittest.TestLoader().loadTestsFromNames(tests)
	result    = unittest.TextTestRunner(verbosity=verbosity).run(suite)
	if len(result.errors + result.failures) > 0:
		sys.exit(1)
iv class='alt'>
836d13db ^


069ed1c8 ^
836d13db ^


bb62d65e ^
069ed1c8 ^
836d13db ^
bb62d65e ^
631de5d9 ^
836d13db ^
0cb988d0 ^
c8c50658 ^


39c0d1b1 ^
836d13db ^
3ecd66fb ^
070b4642 ^
836d13db ^
39c0d1b1 ^

871ea368 ^
bb62d65e ^

836d13db ^
0e87e934 ^

c8c50658 ^
39c0d1b1 ^
0e87e934 ^



39c0d1b1 ^

0e87e934 ^



d1df4aca ^



c8c50658 ^


39c0d1b1 ^
d1df4aca ^



39c0d1b1 ^

d1df4aca ^













c8c50658 ^


39c0d1b1 ^
d1df4aca ^



39c0d1b1 ^

d1df4aca ^









1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125


                                                                                               

                    
                      
                                           
                                                              
                                                                      
                                                           

                       
                      

                                               

                        
                                         

                                                                                


                                                  

                         


                                
                                                                                                                       


                              
                                   
                                                                                                        
   


                               
                                                                               


                                    
                                                                                                                                  
                                                                                                                                                
   
              
 
 
                                                


                                  
                      
                                           
                                                                    
                                                                      
                                                            

                       
                      

                                                    
                        

                                                    
                               
                      



                                                                      

                       



                                                  



                                                           


                                  
                      



                                                                            

                       













                                                                                


                                  
                      



                                                                             

                       









                                                                                
//: operating on memory at the address provided by some register plus optional scale and offset

:(scenario add_r32_to_mem_at_r32_with_sib)
% Reg[EBX].i = 0x10;
% Reg[EAX].i = 0x60;
== 0x1  # code segment
# op  ModR/M  SIB   displacement  immediate
  01  1c      20                             # add EBX to *EAX
# ModR/M in binary: 00 (indirect mode) 011 (src EBX) 100 (dest in SIB)
# SIB in binary: 00 (scale 1) 100 (no index) 000 (base EAX)
== 0x60  # data segment
01 00 00 00  # 1
+run: add EBX to r/m32
+run: effective address is initially 0x60 (EAX)
+run: effective address is 0x60
+run: storing 0x00000011

:(before "End Mod 0 Special-cases(addr)")
case 4:  // exception: mod 0b00 rm 0b100 => incoming SIB (scale-index-base) byte
  addr = effective_address_from_sib(mod);
  break;
:(code)
uint32_t effective_address_from_sib(uint8_t mod) {
  uint8_t sib = next();
  uint8_t base = sib&0x7;
  uint32_t addr = 0;
  if (base != EBP || mod != 0) {
    addr = Reg[base].u;
    trace(90, "run") << "effective address is initially 0x" << std::hex << addr << " (" << rname(base) << ")" << end();
  }
  else {
    // base == EBP && mod == 0
    addr = imm32();  // ignore base
    trace(90, "run") << "effective address is initially 0x" << std::hex << addr << " (disp32)" << end();
  }
  uint8_t index = (sib>>3)&0x7;
  if (index == ESP) {
    // ignore index and scale
    trace(90, "run") << "effective address is 0x" << std::hex << addr << end();
  }
  else {
    uint8_t scale = (1 << (sib>>6));
    addr += Reg[index].i*scale;  // treat index register as signed. Maybe base as well? But we'll always ensure it's non-negative.
    trace(90, "run") << "effective address is 0x" << std::hex << addr << " (after adding " << rname(index) << "*" << NUM(scale) << ")" << end();
  }
  return addr;
}

:(scenario add_r32_to_mem_at_base_r32_index_r32)
% Reg[EBX].i = 0x10;  // source
% Reg[EAX].i = 0x5e;  // dest base
% Reg[ECX].i = 0x2;  // dest index
== 0x1  # code segment
# op  ModR/M  SIB   displacement  immediate
  01  1c      08                             # add EBX to *(EAX+ECX)
# ModR/M in binary: 00 (indirect mode) 011 (src EBX) 100 (dest in SIB)
# SIB in binary: 00 (scale 1) 001 (index ECX) 000 (base EAX)
== 0x60  # data segment
01 00 00 00  # 1
+run: add EBX to r/m32
+run: effective address is initially 0x5e (EAX)
+run: effective address is 0x60 (after adding ECX*1)
+run: storing 0x00000011

:(scenario add_r32_to_mem_at_displacement_using_sib)
% Reg[EBX].i = 0x10;  // source
== 0x1  # code segment
# op  ModR/M  SIB   displacement  immediate
  01  1c      25    60 00 00 00              # add EBX to *0x60
# ModR/M in binary: 00 (indirect mode) 011 (src EBX) 100 (dest in SIB)
# SIB in binary: 00 (scale 1) 100 (no index) 101 (not EBP but disp32)
== 0x60  # data segment
01 00 00 00  # 1
+run: add EBX to r/m32
+run: effective address is initially 0x60 (disp32)
+run: effective address is 0x60
+run: storing 0x00000011

//:

:(scenario add_r32_to_mem_at_base_r32_index_r32_plus_disp8)
% Reg[EBX].i = 0x10;  // source
% Reg[EAX].i = 0x59;  // dest base
% Reg[ECX].i = 0x5;  // dest index
== 0x1  # code segment
# op  ModR/M  SIB   displacement  immediate
  01  5c      08    02                       # add EBX to *(EAX+ECX+2)
# ModR/M in binary: 01 (indirect+disp8 mode) 011 (src EBX) 100 (dest in SIB)
# SIB in binary: 00 (scale 1) 001 (index ECX) 000 (base EAX)
== 0x60  # data segment
01 00 00 00  # 1
+run: add EBX to r/m32
+run: effective address is initially 0x59 (EAX)
+run: effective address is 0x5e (after adding ECX*1)
+run: effective address is 0x60 (after adding disp8)
+run: storing 0x00000011

:(before "End Mod 1 Special-cases(addr)")
case 4:  // exception: mod 0b01 rm 0b100 => incoming SIB (scale-index-base) byte
  addr = effective_address_from_sib(mod);
  break;

//:

:(scenario add_r32_to_mem_at_base_r32_index_r32_plus_disp32)
% Reg[EBX].i = 0x10;  // source
% Reg[EAX].i = 0x59;  // dest base
% Reg[ECX].i = 0x5;  // dest index
== 0x1  # code segment
# op  ModR/M  SIB   displacement  immediate
  01  9c      08    02 00 00 00              # add EBX to *(EAX+ECX+2)
# ModR/M in binary: 10 (indirect+disp32 mode) 011 (src EBX) 100 (dest in SIB)
# SIB in binary: 00 (scale 1) 001 (index ECX) 000 (base EAX)
== 0x60  # data segment
01 00 00 00  # 1
+run: add EBX to r/m32
+run: effective address is initially 0x59 (EAX)
+run: effective address is 0x5e (after adding ECX*1)
+run: effective address is 0x60 (after adding disp32)
+run: storing 0x00000011

:(before "End Mod 2 Special-cases(addr)")
case 4:  // exception: mod 0b10 rm 0b100 => incoming SIB (scale-index-base) byte
  addr = effective_address_from_sib(mod);
  break;